arm_bl31_setup.c 8.92 KB
Newer Older
1
/*
2
 * Copyright (c) 2015-2018, ARM Limited and Contributors. All rights reserved.
3
 *
dp-arm's avatar
dp-arm committed
4
 * SPDX-License-Identifier: BSD-3-Clause
5
6
7
8
9
10
11
12
 */

#include <arch.h>
#include <arch_helpers.h>
#include <arm_def.h>
#include <assert.h>
#include <bl_common.h>
#include <console.h>
13
#include <debug.h>
14
15
16
#include <mmio.h>
#include <plat_arm.h>
#include <platform.h>
17
#include <ras.h>
18

19
#define BL31_END (uintptr_t)(&__BL31_END__)
20
21
22

/*
 * Placeholder variables for copying the arguments that have been passed to
23
 * BL31 from BL2.
24
25
26
27
 */
static entry_point_info_t bl32_image_ep_info;
static entry_point_info_t bl33_image_ep_info;

28
29
30
31
32
/*
 * Check that BL31_BASE is above ARM_TB_FW_CONFIG_LIMIT. The reserved page
 * is required for SOC_FW_CONFIG/TOS_FW_CONFIG passed from BL2.
 */
CASSERT(BL31_BASE >= ARM_TB_FW_CONFIG_LIMIT, assert_bl31_base_overflows);
33
34

/* Weak definitions may be overridden in specific ARM standard platform */
35
#pragma weak bl31_early_platform_setup2
36
37
38
39
#pragma weak bl31_platform_setup
#pragma weak bl31_plat_arch_setup
#pragma weak bl31_plat_get_next_image_ep_info

40
41
42
43
#define MAP_BL31_TOTAL	MAP_REGION_FLAT(			\
					BL31_BASE,			\
					BL31_END - BL31_BASE,		\
					MT_MEMORY | MT_RW | MT_SECURE)
44
45
46

/*******************************************************************************
 * Return a pointer to the 'entry_point_info' structure of the next image for the
47
48
 * security state specified. BL33 corresponds to the non-secure image type
 * while BL32 corresponds to the secure image type. A NULL pointer is returned
49
50
 * if the image does not exist.
 ******************************************************************************/
51
struct entry_point_info *bl31_plat_get_next_image_ep_info(uint32_t type)
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
{
	entry_point_info_t *next_image_info;

	assert(sec_state_is_valid(type));
	next_image_info = (type == NON_SECURE)
			? &bl33_image_ep_info : &bl32_image_ep_info;
	/*
	 * None of the images on the ARM development platforms can have 0x0
	 * as the entrypoint
	 */
	if (next_image_info->pc)
		return next_image_info;
	else
		return NULL;
}

/*******************************************************************************
69
 * Perform any BL31 early platform setup common to ARM standard platforms.
70
71
72
73
74
75
 * Here is an opportunity to copy parameters passed by the calling EL (S-EL1
 * in BL2 & S-EL3 in BL1) before they are lost (potentially). This needs to be
 * done before the MMU is initialized so that the memory layout can be used
 * while creating page tables. BL2 has flushed this information to memory, so
 * we are guaranteed to pick up good data.
 ******************************************************************************/
76
#if LOAD_IMAGE_V2
77
78
void arm_bl31_early_platform_setup(void *from_bl2, uintptr_t soc_fw_config,
				uintptr_t hw_config, void *plat_params_from_bl2)
79
#else
80
81
void arm_bl31_early_platform_setup(bl31_params_t *from_bl2, uintptr_t soc_fw_config,
				uintptr_t hw_config, void *plat_params_from_bl2)
82
#endif
83
84
{
	/* Initialize the console to provide early debug support */
85
	arm_console_boot_init();
86
87

#if RESET_TO_BL31
88
	/* There are no parameters from BL2 if BL31 is a reset vector */
89
90
91
	assert(from_bl2 == NULL);
	assert(plat_params_from_bl2 == NULL);

92
# ifdef BL32_BASE
93
	/* Populate entry point information for BL32 */
94
95
96
97
98
99
100
	SET_PARAM_HEAD(&bl32_image_ep_info,
				PARAM_EP,
				VERSION_1,
				0);
	SET_SECURITY_STATE(bl32_image_ep_info.h.attr, SECURE);
	bl32_image_ep_info.pc = BL32_BASE;
	bl32_image_ep_info.spsr = arm_get_spsr_for_bl32_entry();
101
# endif /* BL32_BASE */
102

103
	/* Populate entry point information for BL33 */
104
105
106
107
108
	SET_PARAM_HEAD(&bl33_image_ep_info,
				PARAM_EP,
				VERSION_1,
				0);
	/*
109
	 * Tell BL31 where the non-trusted software image
110
111
112
	 * is located and the entry state information
	 */
	bl33_image_ep_info.pc = plat_get_ns_image_entrypoint();
113

114
115
116
	bl33_image_ep_info.spsr = arm_get_spsr_for_bl33_entry();
	SET_SECURITY_STATE(bl33_image_ep_info.h.attr, NON_SECURE);

117
118
119
120
121
122
123
124
125
126
127
128
129
# if ARM_LINUX_KERNEL_AS_BL33
	/*
	 * According to the file ``Documentation/arm64/booting.txt`` of the
	 * Linux kernel tree, Linux expects the physical address of the device
	 * tree blob (DTB) in x0, while x1-x3 are reserved for future use and
	 * must be 0.
	 */
	bl33_image_ep_info.args.arg0 = (u_register_t)ARM_PRELOADED_DTB_BASE;
	bl33_image_ep_info.args.arg1 = 0U;
	bl33_image_ep_info.args.arg2 = 0U;
	bl33_image_ep_info.args.arg3 = 0U;
# endif

130
131
#else /* RESET_TO_BL31 */

132
133
	/*
	 * In debug builds, we pass a special value in 'plat_params_from_bl2'
134
	 * to verify platform parameters from BL2 to BL31.
135
136
137
138
139
	 * In release builds, it's not used.
	 */
	assert(((unsigned long long)plat_params_from_bl2) ==
		ARM_BL31_PLAT_PARAM_VAL);

140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
# if LOAD_IMAGE_V2
	/*
	 * Check params passed from BL2 should not be NULL,
	 */
	bl_params_t *params_from_bl2 = (bl_params_t *)from_bl2;
	assert(params_from_bl2 != NULL);
	assert(params_from_bl2->h.type == PARAM_BL_PARAMS);
	assert(params_from_bl2->h.version >= VERSION_2);

	bl_params_node_t *bl_params = params_from_bl2->head;

	/*
	 * Copy BL33 and BL32 (if present), entry point information.
	 * They are stored in Secure RAM, in BL2's address space.
	 */
	while (bl_params) {
		if (bl_params->image_id == BL32_IMAGE_ID)
			bl32_image_ep_info = *bl_params->ep_info;

		if (bl_params->image_id == BL33_IMAGE_ID)
			bl33_image_ep_info = *bl_params->ep_info;

		bl_params = bl_params->next_params_info;
	}

	if (bl33_image_ep_info.pc == 0)
		panic();

# else /* LOAD_IMAGE_V2 */

	/*
	 * Check params passed from BL2 should not be NULL,
	 */
	assert(from_bl2 != NULL);
	assert(from_bl2->h.type == PARAM_BL31);
	assert(from_bl2->h.version >= VERSION_1);

177
178
179
180
	/* Dynamic Config is not supported for LOAD_IMAGE_V1 */
	assert(soc_fw_config == 0);
	assert(hw_config == 0);

181
	/*
182
	 * Copy BL32 (if populated by BL2) and BL33 entry point information.
183
184
	 * They are stored in Secure RAM, in BL2's address space.
	 */
185
186
	if (from_bl2->bl32_ep_info)
		bl32_image_ep_info = *from_bl2->bl32_ep_info;
187
	bl33_image_ep_info = *from_bl2->bl33_ep_info;
188
189
190

# endif /* LOAD_IMAGE_V2 */
#endif /* RESET_TO_BL31 */
191
192
}

193
194
void bl31_early_platform_setup2(u_register_t arg0, u_register_t arg1,
		u_register_t arg2, u_register_t arg3)
195
{
196
	arm_bl31_early_platform_setup((void *)arg0, arg1, arg2, (void *)arg3);
197
198

	/*
199
	 * Initialize Interconnect for this cluster during cold boot.
200
201
	 * No need for locks as no other CPU is active.
	 */
202
	plat_arm_interconnect_init();
203

204
	/*
205
	 * Enable Interconnect coherency for the primary CPU's cluster.
206
207
208
	 * Earlier bootloader stages might already do this (e.g. Trusted
	 * Firmware's BL1 does it) but we can't assume so. There is no harm in
	 * executing this code twice anyway.
209
210
211
	 * Platform specific PSCI code will enable coherency for other
	 * clusters.
	 */
212
	plat_arm_interconnect_enter_coherency();
213
214
215
}

/*******************************************************************************
216
 * Perform any BL31 platform setup common to ARM standard platforms
217
218
219
 ******************************************************************************/
void arm_bl31_platform_setup(void)
{
220
221
	/* Initialize the GIC driver, cpu and distributor interfaces */
	plat_arm_gic_driver_init();
222
223
224
225
226
227
228
229
230
	plat_arm_gic_init();

#if RESET_TO_BL31
	/*
	 * Do initial security configuration to allow DRAM/device access
	 * (if earlier BL has not already done so).
	 */
	plat_arm_security_setup();

231
232
233
234
#if defined(PLAT_ARM_MEM_PROT_ADDR)
	arm_nor_psci_do_dyn_mem_protect();
#endif /* PLAT_ARM_MEM_PROT_ADDR */

235
236
237
238
239
240
241
#endif /* RESET_TO_BL31 */

	/* Enable and initialize the System level generic timer */
	mmio_write_32(ARM_SYS_CNTCTL_BASE + CNTCR_OFF,
			CNTCR_FCREQ(0) | CNTCR_EN);

	/* Allow access to the System counter timer module */
242
	arm_configure_sys_timer();
243
244
245

	/* Initialize power controller before setting up topology */
	plat_arm_pwrc_setup();
246
247
248
249

#if RAS_EXTENSION
	ras_init();
#endif
250
251
}

252
/*******************************************************************************
253
 * Perform any BL31 platform runtime setup prior to BL31 exit common to ARM
254
 * standard platforms
255
 * Perform BL31 platform setup
256
257
258
 ******************************************************************************/
void arm_bl31_plat_runtime_setup(void)
{
259
260
261
262
263
264
#if MULTI_CONSOLE_API
	console_switch_state(CONSOLE_FLAG_RUNTIME);
#else
	console_uninit();
#endif

265
	/* Initialize the runtime console */
266
	arm_console_runtime_init();
267
268
}

269
270
271
272
273
void bl31_platform_setup(void)
{
	arm_bl31_platform_setup();
}

274
275
276
277
278
void bl31_plat_runtime_setup(void)
{
	arm_bl31_plat_runtime_setup();
}

279
/*******************************************************************************
280
281
282
283
 * Perform the very early platform specific architectural setup shared between
 * ARM standard platforms. This only does basic initialization. Later
 * architectural setup (bl31_arch_setup()) does not do anything platform
 * specific.
284
285
286
 ******************************************************************************/
void arm_bl31_plat_arch_setup(void)
{
287
288
289
290
291

	const mmap_region_t bl_regions[] = {
		MAP_BL31_TOTAL,
		ARM_MAP_BL_CODE,
		ARM_MAP_BL_RO_DATA,
292
#if USE_COHERENT_MEM
293
		ARM_MAP_BL_COHERENT_RAM,
294
#endif
295
296
297
298
299
		{0}
	};

	arm_setup_page_tables(bl_regions, plat_arm_get_mmap());

300
	enable_mmu_el3(0);
301
302
303
304
305
306
}

void bl31_plat_arch_setup(void)
{
	arm_bl31_plat_arch_setup();
}