bakery_lock_normal.c 6.92 KB
Newer Older
1
/*
2
 * Copyright (c) 2015-2017, ARM Limited and Contributors. All rights reserved.
3
 *
dp-arm's avatar
dp-arm committed
4
 * SPDX-License-Identifier: BSD-3-Clause
5
6
 */

7
#include <arch_helpers.h>
8
9
#include <assert.h>
#include <bakery_lock.h>
10
#include <cpu_data.h>
11
#include <platform.h>
12
#include <string.h>
13
14

/*
15
16
 * Functions in this file implement Bakery Algorithm for mutual exclusion with the
 * bakery lock data structures in cacheable and Normal memory.
17
18
19
 *
 * ARM architecture offers a family of exclusive access instructions to
 * efficiently implement mutual exclusion with hardware support. However, as
20
 * well as depending on external hardware, these instructions have defined
21
22
23
24
25
26
27
28
 * behavior only on certain memory types (cacheable and Normal memory in
 * particular; see ARMv8 Architecture Reference Manual section B2.10). Use cases
 * in trusted firmware are such that mutual exclusion implementation cannot
 * expect that accesses to the lock have the specific type required by the
 * architecture for these primitives to function (for example, not all
 * contenders may have address translation enabled).
 *
 * This implementation does not use mutual exclusion primitives. It expects
29
 * memory regions where the locks reside to be cacheable and Normal.
30
31
32
33
 *
 * Note that the ARM architecture guarantees single-copy atomicity for aligned
 * accesses regardless of status of address translation.
 */
34

35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
#ifdef PLAT_PERCPU_BAKERY_LOCK_SIZE
/*
 * Verify that the platform defined value for the per-cpu space for bakery locks is
 * a multiple of the cache line size, to prevent multiple CPUs writing to the same
 * bakery lock cache line
 *
 * Using this value, if provided, rather than the linker generated value results in
 * more efficient code
 */
CASSERT((PLAT_PERCPU_BAKERY_LOCK_SIZE & (CACHE_WRITEBACK_GRANULE - 1)) == 0, \
	PLAT_PERCPU_BAKERY_LOCK_SIZE_not_cacheline_multiple);
#define PERCPU_BAKERY_LOCK_SIZE (PLAT_PERCPU_BAKERY_LOCK_SIZE)
#else
/*
 * Use the linker defined symbol which has evaluated the size reqiurement.
 * This is not as efficient as using a platform defined constant
 */
extern void *__PERCPU_BAKERY_LOCK_SIZE__;
#define PERCPU_BAKERY_LOCK_SIZE ((uintptr_t)&__PERCPU_BAKERY_LOCK_SIZE__)
#endif
55

56
57
#define get_bakery_info(cpu_ix, lock)	\
	(bakery_info_t *)((uintptr_t)lock + cpu_ix * PERCPU_BAKERY_LOCK_SIZE)
58
59
60

#define write_cache_op(addr, cached)	\
				do {	\
61
62
					(cached ? dccvac((uintptr_t)addr) :\
						dcivac((uintptr_t)addr));\
63
64
						dsbish();\
				} while (0)
65

66
#define read_cache_op(addr, cached)	if (cached) \
67
					    dccivac((uintptr_t)addr)
68

69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
/* Helper function to check if the lock is acquired */
static inline int is_lock_acquired(const bakery_info_t *my_bakery_info,
							int is_cached)
{
	/*
	 * Even though lock data is updated only by the owning cpu and
	 * appropriate cache maintenance operations are performed,
	 * if the previous update was done when the cpu was not participating
	 * in coherency, then there is a chance that cache maintenance
	 * operations were not propagated to all the caches in the system.
	 * Hence do a `read_cache_op()` prior to read.
	 */
	read_cache_op(my_bakery_info, is_cached);
	return !!(bakery_ticket_number(my_bakery_info->lock_data));
}

85
static unsigned int bakery_get_ticket(bakery_lock_t *lock,
86
						unsigned int me, int is_cached)
87
{
88
89
	unsigned int my_ticket, their_ticket;
	unsigned int they;
90
	bakery_info_t *my_bakery_info, *their_bakery_info;
91

92
	/*
93
94
95
	 * Obtain a reference to the bakery information for this cpu and ensure
	 * it is not NULL.
	 */
96
	my_bakery_info = get_bakery_info(me, lock);
97
98
	assert(my_bakery_info);

99
100
	/* Prevent recursive acquisition.*/
	assert(!is_lock_acquired(my_bakery_info, is_cached));
101

102
103
104
	/*
	 * Tell other contenders that we are through the bakery doorway i.e.
	 * going to allocate a ticket for this cpu.
105
106
	 */
	my_ticket = 0;
107
108
109
110
111
112
113
114
	my_bakery_info->lock_data = make_bakery_data(CHOOSING_TICKET, my_ticket);

	write_cache_op(my_bakery_info, is_cached);

	/*
	 * Iterate through the bakery information of each contender to allocate
	 * the highest ticket number for this cpu.
	 */
115
	for (they = 0; they < BAKERY_LOCK_MAX_CPUS; they++) {
116
117
118
119
120
121
122
		if (me == they)
			continue;

		/*
		 * Get a reference to the other contender's bakery info and
		 * ensure that a stale copy is not read.
		 */
123
		their_bakery_info = get_bakery_info(they, lock);
124
125
126
127
128
129
130
131
132
		assert(their_bakery_info);

		read_cache_op(their_bakery_info, is_cached);

		/*
		 * Update this cpu's ticket number if a higher ticket number is
		 * seen
		 */
		their_ticket = bakery_ticket_number(their_bakery_info->lock_data);
133
134
135
		if (their_ticket > my_ticket)
			my_ticket = their_ticket;
	}
136

137
138
139
140
141
	/*
	 * Compute ticket; then signal to other contenders waiting for us to
	 * finish calculating our ticket value that we're done
	 */
	++my_ticket;
142
	my_bakery_info->lock_data = make_bakery_data(CHOSEN_TICKET, my_ticket);
143
144

	write_cache_op(my_bakery_info, is_cached);
145

146
147
	return my_ticket;
}
148

149
void bakery_lock_get(bakery_lock_t *lock)
150
{
151
	unsigned int they, me, is_cached;
152
	unsigned int my_ticket, my_prio, their_ticket;
153
	bakery_info_t *their_bakery_info;
154
	unsigned int their_bakery_data;
155

156
	me = plat_my_core_pos();
157
158
159
#ifdef AARCH32
	is_cached = read_sctlr() & SCTLR_C_BIT;
#else
160
	is_cached = read_sctlr_el3() & SCTLR_C_BIT;
161
#endif
162
163

	/* Get a ticket */
164
	my_ticket = bakery_get_ticket(lock, me, is_cached);
165
166
167
168
169
170
171
172
173
174

	/*
	 * Now that we got our ticket, compute our priority value, then compare
	 * with that of others, and proceed to acquire the lock
	 */
	my_prio = PRIORITY(my_ticket, me);
	for (they = 0; they < BAKERY_LOCK_MAX_CPUS; they++) {
		if (me == they)
			continue;

175
176
177
178
		/*
		 * Get a reference to the other contender's bakery info and
		 * ensure that a stale copy is not read.
		 */
179
		their_bakery_info = get_bakery_info(they, lock);
180
181
		assert(their_bakery_info);

182
		/* Wait for the contender to get their ticket */
183
		do {
184
185
			read_cache_op(their_bakery_info, is_cached);
			their_bakery_data = their_bakery_info->lock_data;
186
		} while (bakery_is_choosing(their_bakery_data));
187
188
189
190
191

		/*
		 * If the other party is a contender, they'll have non-zero
		 * (valid) ticket value. If they do, compare priorities
		 */
192
		their_ticket = bakery_ticket_number(their_bakery_data);
193
194
195
196
197
198
199
200
201
		if (their_ticket && (PRIORITY(their_ticket, they) < my_prio)) {
			/*
			 * They have higher priority (lower value). Wait for
			 * their ticket value to change (either release the lock
			 * to have it dropped to 0; or drop and probably content
			 * again for the same lock to have an even higher value)
			 */
			do {
				wfe();
202
203
204
				read_cache_op(their_bakery_info, is_cached);
			} while (their_ticket
				== bakery_ticket_number(their_bakery_info->lock_data));
205
206
		}
	}
207
	/* Lock acquired */
208
209
}

210
void bakery_lock_release(bakery_lock_t *lock)
211
{
212
	bakery_info_t *my_bakery_info;
213
214
215
#ifdef AARCH32
	unsigned int is_cached = read_sctlr() & SCTLR_C_BIT;
#else
216
	unsigned int is_cached = read_sctlr_el3() & SCTLR_C_BIT;
217
#endif
218

219
	my_bakery_info = get_bakery_info(plat_my_core_pos(), lock);
220
221

	assert(is_lock_acquired(my_bakery_info, is_cached));
222

223
224
	my_bakery_info->lock_data = 0;
	write_cache_op(my_bakery_info, is_cached);
225
	sev();
226
}