arm_bl31_setup.c 8.01 KB
Newer Older
1
/*
2
 * Copyright (c) 2015-2018, ARM Limited and Contributors. All rights reserved.
3
 *
dp-arm's avatar
dp-arm committed
4
 * SPDX-License-Identifier: BSD-3-Clause
5
6
7
8
9
10
11
12
 */

#include <arch.h>
#include <arch_helpers.h>
#include <arm_def.h>
#include <assert.h>
#include <bl_common.h>
#include <console.h>
13
#include <debug.h>
14
15
16
17
#include <mmio.h>
#include <plat_arm.h>
#include <platform.h>

18
#define BL31_END (uintptr_t)(&__BL31_END__)
19
20
21

/*
 * Placeholder variables for copying the arguments that have been passed to
22
 * BL31 from BL2.
23
24
25
26
27
28
 */
static entry_point_info_t bl32_image_ep_info;
static entry_point_info_t bl33_image_ep_info;


/* Weak definitions may be overridden in specific ARM standard platform */
29
#pragma weak bl31_early_platform_setup2
30
31
32
33
34
35
36
#pragma weak bl31_platform_setup
#pragma weak bl31_plat_arch_setup
#pragma weak bl31_plat_get_next_image_ep_info


/*******************************************************************************
 * Return a pointer to the 'entry_point_info' structure of the next image for the
37
38
 * security state specified. BL33 corresponds to the non-secure image type
 * while BL32 corresponds to the secure image type. A NULL pointer is returned
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
 * if the image does not exist.
 ******************************************************************************/
entry_point_info_t *bl31_plat_get_next_image_ep_info(uint32_t type)
{
	entry_point_info_t *next_image_info;

	assert(sec_state_is_valid(type));
	next_image_info = (type == NON_SECURE)
			? &bl33_image_ep_info : &bl32_image_ep_info;
	/*
	 * None of the images on the ARM development platforms can have 0x0
	 * as the entrypoint
	 */
	if (next_image_info->pc)
		return next_image_info;
	else
		return NULL;
}

/*******************************************************************************
59
 * Perform any BL31 early platform setup common to ARM standard platforms.
60
61
62
63
64
65
 * Here is an opportunity to copy parameters passed by the calling EL (S-EL1
 * in BL2 & S-EL3 in BL1) before they are lost (potentially). This needs to be
 * done before the MMU is initialized so that the memory layout can be used
 * while creating page tables. BL2 has flushed this information to memory, so
 * we are guaranteed to pick up good data.
 ******************************************************************************/
66
#if LOAD_IMAGE_V2
67
68
void arm_bl31_early_platform_setup(void *from_bl2, uintptr_t soc_fw_config,
				uintptr_t hw_config, void *plat_params_from_bl2)
69
#else
70
71
void arm_bl31_early_platform_setup(bl31_params_t *from_bl2, uintptr_t soc_fw_config,
				uintptr_t hw_config, void *plat_params_from_bl2)
72
#endif
73
74
75
76
77
78
{
	/* Initialize the console to provide early debug support */
	console_init(PLAT_ARM_BOOT_UART_BASE, PLAT_ARM_BOOT_UART_CLK_IN_HZ,
			ARM_CONSOLE_BAUDRATE);

#if RESET_TO_BL31
79
	/* There are no parameters from BL2 if BL31 is a reset vector */
80
81
82
	assert(from_bl2 == NULL);
	assert(plat_params_from_bl2 == NULL);

83
#ifdef BL32_BASE
84
	/* Populate entry point information for BL32 */
85
86
87
88
89
90
91
	SET_PARAM_HEAD(&bl32_image_ep_info,
				PARAM_EP,
				VERSION_1,
				0);
	SET_SECURITY_STATE(bl32_image_ep_info.h.attr, SECURE);
	bl32_image_ep_info.pc = BL32_BASE;
	bl32_image_ep_info.spsr = arm_get_spsr_for_bl32_entry();
92
#endif /* BL32_BASE */
93

94
	/* Populate entry point information for BL33 */
95
96
97
98
99
	SET_PARAM_HEAD(&bl33_image_ep_info,
				PARAM_EP,
				VERSION_1,
				0);
	/*
100
	 * Tell BL31 where the non-trusted software image
101
102
103
	 * is located and the entry state information
	 */
	bl33_image_ep_info.pc = plat_get_ns_image_entrypoint();
104

105
106
107
	bl33_image_ep_info.spsr = arm_get_spsr_for_bl33_entry();
	SET_SECURITY_STATE(bl33_image_ep_info.h.attr, NON_SECURE);

108
109
#else /* RESET_TO_BL31 */

110
111
	/*
	 * In debug builds, we pass a special value in 'plat_params_from_bl2'
112
	 * to verify platform parameters from BL2 to BL31.
113
114
115
116
117
	 * In release builds, it's not used.
	 */
	assert(((unsigned long long)plat_params_from_bl2) ==
		ARM_BL31_PLAT_PARAM_VAL);

118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
# if LOAD_IMAGE_V2
	/*
	 * Check params passed from BL2 should not be NULL,
	 */
	bl_params_t *params_from_bl2 = (bl_params_t *)from_bl2;
	assert(params_from_bl2 != NULL);
	assert(params_from_bl2->h.type == PARAM_BL_PARAMS);
	assert(params_from_bl2->h.version >= VERSION_2);

	bl_params_node_t *bl_params = params_from_bl2->head;

	/*
	 * Copy BL33 and BL32 (if present), entry point information.
	 * They are stored in Secure RAM, in BL2's address space.
	 */
	while (bl_params) {
		if (bl_params->image_id == BL32_IMAGE_ID)
			bl32_image_ep_info = *bl_params->ep_info;

		if (bl_params->image_id == BL33_IMAGE_ID)
			bl33_image_ep_info = *bl_params->ep_info;

		bl_params = bl_params->next_params_info;
	}

	if (bl33_image_ep_info.pc == 0)
		panic();

# else /* LOAD_IMAGE_V2 */

	/*
	 * Check params passed from BL2 should not be NULL,
	 */
	assert(from_bl2 != NULL);
	assert(from_bl2->h.type == PARAM_BL31);
	assert(from_bl2->h.version >= VERSION_1);

155
156
157
158
	/* Dynamic Config is not supported for LOAD_IMAGE_V1 */
	assert(soc_fw_config == 0);
	assert(hw_config == 0);

159
	/*
160
	 * Copy BL32 (if populated by BL2) and BL33 entry point information.
161
162
	 * They are stored in Secure RAM, in BL2's address space.
	 */
163
164
	if (from_bl2->bl32_ep_info)
		bl32_image_ep_info = *from_bl2->bl32_ep_info;
165
	bl33_image_ep_info = *from_bl2->bl33_ep_info;
166
167
168

# endif /* LOAD_IMAGE_V2 */
#endif /* RESET_TO_BL31 */
169
170
}

171
172
void bl31_early_platform_setup2(u_register_t arg0, u_register_t arg1,
		u_register_t arg2, u_register_t arg3)
173
{
174
	arm_bl31_early_platform_setup((void *)arg0, arg1, arg2, (void *)arg3);
175
176

	/*
177
	 * Initialize Interconnect for this cluster during cold boot.
178
179
	 * No need for locks as no other CPU is active.
	 */
180
	plat_arm_interconnect_init();
181

182
	/*
183
	 * Enable Interconnect coherency for the primary CPU's cluster.
184
185
186
	 * Earlier bootloader stages might already do this (e.g. Trusted
	 * Firmware's BL1 does it) but we can't assume so. There is no harm in
	 * executing this code twice anyway.
187
188
189
	 * Platform specific PSCI code will enable coherency for other
	 * clusters.
	 */
190
	plat_arm_interconnect_enter_coherency();
191
192
193
}

/*******************************************************************************
194
 * Perform any BL31 platform setup common to ARM standard platforms
195
196
197
 ******************************************************************************/
void arm_bl31_platform_setup(void)
{
198
199
	/* Initialize the GIC driver, cpu and distributor interfaces */
	plat_arm_gic_driver_init();
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
	plat_arm_gic_init();

#if RESET_TO_BL31
	/*
	 * Do initial security configuration to allow DRAM/device access
	 * (if earlier BL has not already done so).
	 */
	plat_arm_security_setup();

#endif /* RESET_TO_BL31 */

	/* Enable and initialize the System level generic timer */
	mmio_write_32(ARM_SYS_CNTCTL_BASE + CNTCR_OFF,
			CNTCR_FCREQ(0) | CNTCR_EN);

	/* Allow access to the System counter timer module */
216
	arm_configure_sys_timer();
217
218
219
220
221

	/* Initialize power controller before setting up topology */
	plat_arm_pwrc_setup();
}

222
/*******************************************************************************
223
 * Perform any BL31 platform runtime setup prior to BL31 exit common to ARM
224
225
226
227
228
229
230
231
232
 * standard platforms
 ******************************************************************************/
void arm_bl31_plat_runtime_setup(void)
{
	/* Initialize the runtime console */
	console_init(PLAT_ARM_BL31_RUN_UART_BASE, PLAT_ARM_BL31_RUN_UART_CLK_IN_HZ,
			ARM_CONSOLE_BAUDRATE);
}

233
234
235
236
237
void bl31_platform_setup(void)
{
	arm_bl31_platform_setup();
}

238
239
240
241
242
void bl31_plat_runtime_setup(void)
{
	arm_bl31_plat_runtime_setup();
}

243
/*******************************************************************************
244
245
246
247
 * Perform the very early platform specific architectural setup shared between
 * ARM standard platforms. This only does basic initialization. Later
 * architectural setup (bl31_arch_setup()) does not do anything platform
 * specific.
248
249
250
 ******************************************************************************/
void arm_bl31_plat_arch_setup(void)
{
251
252
253
	arm_setup_page_tables(BL31_BASE,
			      BL31_END - BL31_BASE,
			      BL_CODE_BASE,
254
			      BL_CODE_END,
255
			      BL_RO_DATA_BASE,
256
			      BL_RO_DATA_END
257
#if USE_COHERENT_MEM
258
259
			      , BL_COHERENT_RAM_BASE,
			      BL_COHERENT_RAM_END
260
261
#endif
			      );
262
	enable_mmu_el3(0);
263
264
265
266
267
268
}

void bl31_plat_arch_setup(void)
{
	arm_bl31_plat_arch_setup();
}