psci_afflvl_off.c 8.99 KB
Newer Older
1
/*
2
 * Copyright (c) 2013-2014, ARM Limited and Contributors. All rights reserved.
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * Redistributions of source code must retain the above copyright notice, this
 * list of conditions and the following disclaimer.
 *
 * Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * Neither the name of ARM nor the names of its contributors may be used
 * to endorse or promote products derived from this software without specific
 * prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

31
#include <arch.h>
32
#include <arch_helpers.h>
33
34
#include <assert.h>
#include <string.h>
35
#include "psci_private.h"
36

37
typedef int (*afflvl_off_handler_t)(aff_map_node_t *);
38
39
40
41
42

/*******************************************************************************
 * The next three functions implement a handler for each supported affinity
 * level which is called when that affinity level is turned off.
 ******************************************************************************/
43
static int psci_afflvl0_off(aff_map_node_t *cpu_node)
44
{
45
46
	unsigned int plat_state;
	int rc;
47
	unsigned long sctlr;
48
49
50

	assert(cpu_node->level == MPIDR_AFFLVL0);

51
52
53
	/* State management: mark this cpu as turned off */
	psci_set_state(cpu_node, PSCI_STATE_OFF);

54
	/*
55
56
	 * Generic management: Get the index for clearing any lingering re-entry
	 * information and allow the secure world to switch itself off
57
	 */
58
59
60
61
62
63

	/*
	 * Call the cpu off handler registered by the Secure Payload Dispatcher
	 * to let it do any bookeeping. Assume that the SPD always reports an
	 * E_DENIED error if SP refuse to power down
	 */
64
65
	if (psci_spd_pm && psci_spd_pm->svc_off) {
		rc = psci_spd_pm->svc_off(0);
66
67
68
69
		if (rc)
			return rc;
	}

70
71
72
73
74
75
76
77
78
	/*
	 * Arch. management. Perform the necessary steps to flush all
	 * cpu caches.
	 *
	 * TODO: This power down sequence varies across cpus so it needs to be
	 * abstracted out on the basis of the MIDR like in cpu_reset_handler().
	 * Do the bare minimal for the time being. Fix this before porting to
	 * Cortex models.
	 */
79
	sctlr = read_sctlr_el3();
80
	sctlr &= ~SCTLR_C_BIT;
81
	write_sctlr_el3(sctlr);
82
	isb();	/* ensure MMU disable takes immediate effect */
83
84
85
86
87
88
89
90
91
92
93
94
95

	/*
	 * CAUTION: This flush to the level of unification makes an assumption
	 * about the cache hierarchy at affinity level 0 (cpu) in the platform.
	 * Ideally the platform should tell psci which levels to flush to exit
	 * coherency.
	 */
	dcsw_op_louis(DCCISW);

	/*
	 * Plat. management: Perform platform specific actions to turn this
	 * cpu off e.g. exit cpu coherency, program the power controller etc.
	 */
96
	rc = PSCI_E_SUCCESS;
97
98
99
	if (psci_plat_pm_ops->affinst_off) {

		/* Get the current physical state of this cpu */
100
		plat_state = psci_get_phys_state(cpu_node);
101
		rc = psci_plat_pm_ops->affinst_off(read_mpidr_el1(),
102
103
104
105
106
107
108
						   cpu_node->level,
						   plat_state);
	}

	return rc;
}

109
static int psci_afflvl1_off(aff_map_node_t *cluster_node)
110
111
112
113
114
115
116
{
	int rc = PSCI_E_SUCCESS;
	unsigned int plat_state;

	/* Sanity check the cluster level */
	assert(cluster_node->level == MPIDR_AFFLVL1);

117
118
119
	/* State management: Decrement the cluster reference count */
	psci_set_state(cluster_node, PSCI_STATE_OFF);

120
121
122
123
	/*
	 * Keep the physical state of this cluster handy to decide
	 * what action needs to be taken
	 */
124
	plat_state = psci_get_phys_state(cluster_node);
125
126
127
128
129
130
131
132
133

	/*
	 * Arch. Management. Flush all levels of caches to PoC if
	 * the cluster is to be shutdown
	 */
	if (plat_state == PSCI_STATE_OFF)
		dcsw_op_all(DCCISW);

	/*
134
	 * Plat. Management. Allow the platform to do its cluster
135
136
137
138
	 * specific bookeeping e.g. turn off interconnect coherency,
	 * program the power controller etc.
	 */
	if (psci_plat_pm_ops->affinst_off)
139
		rc = psci_plat_pm_ops->affinst_off(read_mpidr_el1(),
140
141
142
143
144
145
						   cluster_node->level,
						   plat_state);

	return rc;
}

146
static int psci_afflvl2_off(aff_map_node_t *system_node)
147
148
149
150
151
152
153
{
	int rc = PSCI_E_SUCCESS;
	unsigned int plat_state;

	/* Cannot go beyond this level */
	assert(system_node->level == MPIDR_AFFLVL2);

154
155
156
	/* State management: Decrement the system reference count */
	psci_set_state(system_node, PSCI_STATE_OFF);

157
158
159
160
	/*
	 * Keep the physical state of the system handy to decide what
	 * action needs to be taken
	 */
161
	plat_state = psci_get_phys_state(system_node);
162
163
164
165

	/* No arch. and generic bookeeping to do here currently */

	/*
166
	 * Plat. Management : Allow the platform to do its bookeeping
167
168
169
	 * at this affinity level
	 */
	if (psci_plat_pm_ops->affinst_off)
170
		rc = psci_plat_pm_ops->affinst_off(read_mpidr_el1(),
171
172
173
174
175
						   system_node->level,
						   plat_state);
	return rc;
}

176
static const afflvl_off_handler_t psci_afflvl_off_handlers[] = {
177
178
179
180
181
182
	psci_afflvl0_off,
	psci_afflvl1_off,
	psci_afflvl2_off,
};

/*******************************************************************************
183
184
185
186
 * This function takes an array of pointers to affinity instance nodes in the
 * topology tree and calls the off handler for the corresponding affinity
 * levels
 ******************************************************************************/
187
static int psci_call_off_handlers(mpidr_aff_map_nodes_t mpidr_nodes,
188
				  int start_afflvl,
189
				  int end_afflvl)
190
191
{
	int rc = PSCI_E_INVALID_PARAMS, level;
192
	aff_map_node_t *node;
193
194
195
196
197
198
199
200
201
202
203

	for (level = start_afflvl; level <= end_afflvl; level++) {
		node = mpidr_nodes[level];
		if (node == NULL)
			continue;

		/*
		 * TODO: In case of an error should there be a way
		 * of restoring what we might have torn down at
		 * lower affinity levels.
		 */
204
		rc = psci_afflvl_off_handlers[level](node);
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
		if (rc != PSCI_E_SUCCESS)
			break;
	}

	return rc;
}

/*******************************************************************************
 * Top level handler which is called when a cpu wants to power itself down.
 * It's assumed that along with turning the cpu off, higher affinity levels will
 * be turned off as far as possible. It traverses through all the affinity
 * levels performing generic, architectural, platform setup and state management
 * e.g. for a cluster that's to be powered off, it will call the platform
 * specific code which will disable coherency at the interconnect level if the
 * cpu is the last in the cluster. For a cpu it could mean programming the power
 * the power controller etc.
 *
 * The state of all the relevant affinity levels is changed prior to calling the
 * affinity level specific handlers as their actions would depend upon the state
 * the affinity level is about to enter.
 *
 * The affinity level specific handlers are called in ascending order i.e. from
 * the lowest to the highest affinity level implemented by the platform because
 * to turn off affinity level X it is neccesary to turn off affinity level X - 1
 * first.
 *
 * CAUTION: This function is called with coherent stacks so that coherency can
 * be turned off and caches can be flushed safely.
233
 ******************************************************************************/
234
int psci_afflvl_off(int start_afflvl,
235
		    int end_afflvl)
236
{
237
	int rc = PSCI_E_SUCCESS;
238
	mpidr_aff_map_nodes_t mpidr_nodes;
239
240
241


	/*
242
243
244
245
246
	 * Collect the pointers to the nodes in the topology tree for
	 * each affinity instance in the mpidr. If this function does
	 * not return successfully then either the mpidr or the affinity
	 * levels are incorrect. In either case, we cannot return back
	 * to the caller as it would not know what to do.
247
	 */
248
	rc = psci_get_aff_map_nodes(read_mpidr_el1() & MPIDR_AFFINITY_MASK,
249
250
251
252
253
				    start_afflvl,
				    end_afflvl,
				    mpidr_nodes);
	assert (rc == PSCI_E_SUCCESS);

254
	/*
255
256
257
	 * This function acquires the lock corresponding to each affinity
	 * level so that by the time all locks are taken, the system topology
	 * is snapshot and state management can be done safely.
258
	 */
259
	psci_acquire_afflvl_locks(start_afflvl,
260
261
				  end_afflvl,
				  mpidr_nodes);
262

263
264
265
	/* Perform generic, architecture and platform specific handling */
	rc = psci_call_off_handlers(mpidr_nodes,
				    start_afflvl,
266
				    end_afflvl);
267
268

	/*
269
270
	 * Release the locks corresponding to each affinity level in the
	 * reverse order to which they were acquired.
271
	 */
272
	psci_release_afflvl_locks(start_afflvl,
273
274
				  end_afflvl,
				  mpidr_nodes);
275
276
277

	return rc;
}