defaults.mk 8.37 KB
Newer Older
1
#
2
# Copyright (c) 2016-2020, ARM Limited and Contributors. All rights reserved.
3
#
dp-arm's avatar
dp-arm committed
4
# SPDX-License-Identifier: BSD-3-Clause
5
6
7
8
9
10
11
12
#

# Default, static values for build variables, listed in alphabetic order.
# Dependencies between build options, if any, are handled in the top-level
# Makefile, after this file is included. This ensures that the former is better
# poised to handle dependencies, as all build variables would have a default
# value by then.

13
14
15
# Use T32 by default
AARCH32_INSTRUCTION_SET		:= T32

16
17
18
19
20
21
# The AArch32 Secure Payload to be built as BL32 image
AARCH32_SP			:= none

# The Target build architecture. Supported values are: aarch64, aarch32.
ARCH				:= aarch64

22
23
24
25
# ARM Architecture major and minor versions: 8.0 by default.
ARM_ARCH_MAJOR			:= 8
ARM_ARCH_MINOR			:= 0

26
27
28
# Base commit to perform code check on
BASE_COMMIT			:= origin/master

Roberto Vargas's avatar
Roberto Vargas committed
29
30
31
# Execute BL2 at EL3
BL2_AT_EL3			:= 0

Jiafei Pan's avatar
Jiafei Pan committed
32
33
34
35
# BL2 image is stored in XIP memory, for now, this option is only supported
# when BL2_AT_EL3 is 1.
BL2_IN_XIP_MEM			:= 0

36
37
38
# Do dcache invalidate upon BL2 entry at EL3
BL2_INV_DCACHE			:= 1

39
40
41
# Select the branch protection features to use.
BRANCH_PROTECTION		:= 0

42
43
44
45
# By default, consider that the platform may release several CPUs out of reset.
# The platform Makefile is free to override this value.
COLD_BOOT_SINGLE_CPU		:= 0

46
47
48
49
# Flag to compile in coreboot support code. Exclude by default. The coreboot
# Makefile system will set this when compiling TF as part of a coreboot image.
COREBOOT			:= 0

50
51
52
53
54
55
56
57
58
59
# For Chain of Trust
CREATE_KEYS			:= 1

# Build flag to include AArch32 registers in cpu context save and restore during
# world switch. This flag must be set to 0 for AArch64-only platforms.
CTX_INCLUDE_AARCH32_REGS	:= 1

# Include FP registers in cpu context
CTX_INCLUDE_FPREGS		:= 0

60
61
62
63
64
# Include pointer authentication (ARMv8.3-PAuth) registers in cpu context. This
# must be set to 1 if the platform wants to use this feature in the Secure
# world. It is not needed to use it in the Non-secure world.
CTX_INCLUDE_PAUTH_REGS		:= 0

65
66
67
# Debug build
DEBUG				:= 0

68
69
70
# By default disable authenticated decryption support.
DECRYPTION_SUPPORT		:= none

71
72
73
# Build platform
DEFAULT_PLAT			:= fvp

74
75
76
# Disable the generation of the binary image (ELF only).
DISABLE_BIN_GENERATION		:= 0

77
78
79
80
# Enable capability to disable authentication dynamically. Only meant for
# development platforms.
DYN_DISABLE_AUTH		:= 0

81
82
83
# Build option to enable MPAM for lower ELs
ENABLE_MPAM_FOR_LOWER_ELS	:= 0

Soby Mathew's avatar
Soby Mathew committed
84
85
86
# Flag to Enable Position Independant support (PIE)
ENABLE_PIE			:= 0

87
88
89
90
91
92
93
94
95
# Flag to enable Performance Measurement Framework
ENABLE_PMF			:= 0

# Flag to enable PSCI STATs functionality
ENABLE_PSCI_STAT		:= 0

# Flag to enable runtime instrumentation using PMF
ENABLE_RUNTIME_INSTRUMENTATION	:= 0

96
97
98
# Flag to enable stack corruption protection
ENABLE_STACK_PROTECTOR		:= 0

99
100
101
# Flag to enable exception handling in EL3
EL3_EXCEPTION_HANDLING		:= 0

102
103
104
105
106
107
108
109
# Flag to enable Branch Target Identification.
# Internal flag not meant for direct setting.
# Use BRANCH_PROTECTION to enable BTI.
ENABLE_BTI			:= 0

# Flag to enable Pointer Authentication.
# Internal flag not meant for direct setting.
# Use BRANCH_PROTECTION to enable PAUTH.
110
111
ENABLE_PAUTH			:= 0

112
113
114
115
116
117
118
119
120
121
122
123
# By default BL31 encryption disabled
ENCRYPT_BL31			:= 0

# By default BL32 encryption disabled
ENCRYPT_BL32			:= 0

# Default dummy firmware encryption key
ENC_KEY	:= 1234567890abcdef1234567890abcdef1234567890abcdef1234567890abcdef

# Default dummy nonce for firmware encryption
ENC_NONCE			:= 1234567890abcdef12345678

124
125
126
# Build flag to treat usage of deprecated platform and framework APIs as error.
ERROR_DEPRECATED		:= 0

127
128
129
# Fault injection support
FAULT_INJECTION_SUPPORT		:= 0

130
131
132
# Byte alignment that each component in FIP is aligned to
FIP_ALIGN			:= 0

133
134
135
136
137
138
# Default FIP file name
FIP_NAME			:= fip.bin

# Default FWU_FIP file name
FWU_FIP_NAME			:= fwu_fip.bin

139
140
141
# By default firmware encryption with SSK
FW_ENC_STATUS			:= 0

142
143
144
# For Chain of Trust
GENERATE_COT			:= 0

145
146
147
148
# Hint platform interrupt control layer that Group 0 interrupts are for EL3. By
# default, they are for Secure EL1.
GICV2_G0_FOR_EL3		:= 0

149
150
151
152
# Route External Aborts to EL3. Disabled by default; External Aborts are handled
# by lower ELs.
HANDLE_EA_EL3_FIRST		:= 0

153
154
155
156
# Whether system coherency is managed in hardware, without explicit software
# operations.
HW_ASSISTED_COHERENCY		:= 0

157
158
159
# Set the default algorithm for the generation of Trusted Board Boot keys
KEY_ALG				:= rsa

160
161
162
# Option to build TF with Measured Boot support
MEASURED_BOOT			:= 0

163
164
165
# NS timer register save and restore
NS_TIMER_SWITCH			:= 0

166
167
168
# Include lib/libc in the final image
OVERRIDE_LIBC			:= 0

169
170
171
172
173
174
175
# Build PL011 UART driver in minimal generic UART mode
PL011_GENERIC_UART		:= 0

# By default, consider that the platform's reset address is not programmable.
# The platform Makefile is free to override this value.
PROGRAMMABLE_RESET_ADDRESS	:= 0

176
# Flag used to choose the power state format: Extended State-ID or Original
177
178
PSCI_EXTENDED_STATE_ID		:= 0

179
180
181
# Enable RAS support
RAS_EXTENSION			:= 0

182
183
184
185
186
187
# By default, BL1 acts as the reset handler, not BL31
RESET_TO_BL31			:= 0

# For Chain of Trust
SAVE_KEYS			:= 0

Jeenu Viswambharan's avatar
Jeenu Viswambharan committed
188
189
190
# Software Delegated Exception support
SDEI_SUPPORT            	:= 0

191
192
193
194
# Whether code and read-only data should be put on separate memory pages. The
# platform Makefile is free to override this value.
SEPARATE_CODE_AND_RODATA	:= 0

195
196
197
198
# Put NOBITS sections (.bss, stacks, page tables, and coherent memory) in a
# separate memory region, which may be discontiguous from the rest of BL31.
SEPARATE_NOBITS_REGION		:= 0

199
200
201
202
# If the BL31 image initialisation code is recalimed after use for the secondary
# cores stack
RECLAIM_INIT_CODE		:= 0

203
204
205
# SPD choice
SPD				:= none

206
207
# Enable the Management Mode (MM)-based Secure Partition Manager implementation
SPM_MM				:= 0
208

209
210
211
# Use SPM at S-EL2 as a default config for SPMD
SPMD_SPM_AT_SEL2		:= 1

212
213
214
215
216
217
218
# Flag to introduce an infinite loop in BL1 just before it exits into the next
# image. This is meant to help debugging the post-BL2 phase.
SPIN_ON_BL1_EXIT		:= 0

# Flags to build TF with Trusted Boot support
TRUSTED_BOARD_BOOT		:= 0

219
# Build option to choose whether Trusted Firmware uses Coherent memory or not.
220
221
USE_COHERENT_MEM		:= 1

222
223
224
# Build option to add debugfs support
USE_DEBUGFS			:= 0

225
# Build option to fconf based io
Louis Mayencourt's avatar
Louis Mayencourt committed
226
ARM_IO_IN_DTB		:= 0
227

228
229
# Build option to choose whether Trusted Firmware uses library at ROM
USE_ROMLIB			:= 0
230

231
232
233
234
235
236
237
# Build option to choose whether the xlat tables of BL images can be read-only.
# Note that this only serves as a higher level option to PLAT_RO_XLAT_TABLES,
# which is the per BL-image option that actually enables the read-only tables
# API. The reason for having this additional option is to have a common high
# level makefile where we can check for incompatible features/build options.
ALLOW_RO_XLAT_TABLES		:= 0

Sandrine Bailleux's avatar
Sandrine Bailleux committed
238
239
240
# Chain of trust.
COT				:= tbbr

241
# Use tbbr_oid.h instead of platform_oid.h
242
USE_TBBR_DEFS			:= 1
243

244
245
# Build verbosity
V				:= 0
246
247
248
249
250
251

# Whether to enable D-Cache early during warm boot. This is usually
# applicable for platforms wherein interconnect programming is not
# required to enable cache coherency after warm reset (eg: single cluster
# platforms).
WARMBOOT_ENABLE_DCACHE_EARLY	:= 0
252

253
# Build option to enable/disable the Statistical Profiling Extensions
254
255
ENABLE_SPE_FOR_LOWER_ELS	:= 1

256
# SPE is only supported on AArch64 so disable it on AArch32.
257
258
259
ifeq (${ARCH},aarch32)
    override ENABLE_SPE_FOR_LOWER_ELS := 0
endif
260

261
262
263
264
265
# Include Memory Tagging Extension registers in cpu context. This must be set
# to 1 if the platform wants to use this feature in the Secure world and MTE is
# enabled at ELX.
CTX_INCLUDE_MTE_REGS := 0

266
ENABLE_AMU			:= 0
David Cunado's avatar
David Cunado committed
267
268
269
270
271
272
273
274
275

# By default, enable Scalable Vector Extension if implemented for Non-secure
# lower ELs
# Note SVE is only supported on AArch64 - therefore do not enable in AArch32
ifneq (${ARCH},aarch32)
    ENABLE_SVE_FOR_NS		:= 1
else
    override ENABLE_SVE_FOR_NS	:= 0
endif
276
277

SANITIZE_UB := off
278
279
280
281
282

# For ARMv8.1 (AArch64) platforms, enabling this option selects the spinlock
# implementation variant using the ARMv8.1-LSE compare-and-swap instruction.
# Default: disabled
USE_SPINLOCK_CAS := 0
283
284
285

# Enable Link Time Optimization
ENABLE_LTO			:= 0
286
287
288
289
290

# Build flag to include EL2 registers in cpu context save and restore during
# S-EL2 firmware entry/exit. This flag is to be used with SPD=spmd option.
# Default is 0.
CTX_INCLUDE_EL2_REGS		:= 0
Manish V Badarkhe's avatar
Manish V Badarkhe committed
291
292
293
294
295

# Enable Memory tag extension which is supported for architecture greater
# than Armv8.5-A
# By default it is set to "no"
SUPPORT_STACK_MEMTAG		:= no