Skip to content

GitLab

Switch branch/tag
Find file Normal viewHistoryPermalink
intel-agilex.rst 2.21 KB
Newer Older
Hadi Asyrafi's avatar
intel: Adds support for Agilex platform    
Hadi Asyrafi committed
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43 
Intel Agilex SoCFPGA
========================

Agilex SoCFPGA is a FPGA with integrated quad-core 64-bit Arm Cortex A53 processor.

Upon boot, Boot ROM loads bl2 into OCRAM. Bl2 subsequently initializes
the hardware, then loads bl31 and bl33 (UEFI) into DDR and boots to bl33.

::

    Boot ROM --> Trusted Firmware-A --> UEFI

How to build
------------

Code Locations
~~~~~~~~~~~~~~

-  Trusted Firmware-A:
   `link <https://github.com/ARM-software/arm-trusted-firmware>`__

-  UEFI (to be updated with new upstreamed UEFI):
   `link <https://github.com/altera-opensource/uefi-socfpga>`__

Build Procedure
~~~~~~~~~~~~~~~

-  Fetch all the above 2 repositories into local host.
   Make all the repositories in the same ${BUILD\_PATH}.

-  Prepare the AARCH64 toolchain.

-  Build UEFI using Agilex platform as configuration
   This will be updated to use an updated UEFI using the latest EDK2 source

.. code:: bash

       make CROSS_COMPILE=aarch64-linux-gnu- device=agx

-  Build atf providing the previously generated UEFI as the BL33 image

.. code:: bash
Madhukar Pappireddy's avatar
GCC: Upgrade to version 9.2-2019.12 of toolchain    
Madhukar Pappireddy committed
44 
       make CROSS_COMPILE=aarch64-none-elf- bl2 fip PLAT=agilex
Hadi Asyrafi's avatar
intel: Adds support for Agilex platform    
Hadi Asyrafi committed
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69 
       BL33=PEI.ROM

Install Procedure
~~~~~~~~~~~~~~~~~

- dd fip.bin to a A2 partition on the MMC drive to be booted in Agilex
  board.

- Generate a SOF containing bl2

.. code:: bash

        aarch64-linux-gnu-objcopy -I binary -O ihex --change-addresses 0xffe00000 bl2.bin bl2.hex
        quartus_cpf --bootloader bl2.hex <quartus_generated_sof> <output_sof_with_bl2>

- Configure SOF to board

.. code:: bash

        nios2-configure-sof <output_sof_with_bl2>

Boot trace
----------

::
Paul Beesley's avatar
doc: Fix platform port inclusion    
Paul Beesley committed
70
Hadi Asyrafi's avatar
intel: Adds support for Agilex platform    
Hadi Asyrafi committed
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86 
        INFO:    DDR: DRAM calibration success.
        INFO:    ECC is disabled.
        NOTICE:  BL2: v2.1(debug)
        NOTICE:  BL2: Built
        INFO:    BL2: Doing platform setup
        NOTICE:  BL2: Booting BL31
        INFO:    Entry point address = 0xffe1c000
        INFO:    SPSR = 0x3cd
        NOTICE:  BL31: v2.1(debug)
        NOTICE:  BL31: Built
        INFO:    ARM GICv2 driver initialized
        INFO:    BL31: Initializing runtime services
        WARNING: BL31: cortex_a53
        INFO:    BL31: Preparing for EL3 exit to normal world
        INFO:    Entry point address = 0x50000
        INFO:    SPSR = 0x3c9