platform_t186.mk 2.11 KB
Newer Older
1
#
2
# Copyright (c) 2015-2019, ARM Limited and Contributors. All rights reserved.
3
# Copyright (c) 2020, NVIDIA Corporation. All rights reserved.
4
#
dp-arm's avatar
dp-arm committed
5
# SPDX-License-Identifier: BSD-3-Clause
6
7
8
#

# platform configs
9
10
11
ENABLE_ROC_FOR_ORDERING_CLIENT_REQUESTS	:= 1
$(eval $(call add_define,ENABLE_ROC_FOR_ORDERING_CLIENT_REQUESTS))

12
13
14
ENABLE_CHIP_VERIFICATION_HARNESS	:= 0
$(eval $(call add_define,ENABLE_CHIP_VERIFICATION_HARNESS))

15
16
RESET_TO_BL31				:= 1

17
PROGRAMMABLE_RESET_ADDRESS		:= 0
18
19
20

COLD_BOOT_SINGLE_CPU			:= 1

21
22
RELOCATE_BL32_IMAGE			:= 1

23
# platform settings
24
TZDRAM_BASE				:= 0x30000000
25
26
27
28
29
30
31
32
$(eval $(call add_define,TZDRAM_BASE))

PLATFORM_CLUSTER_COUNT			:= 2
$(eval $(call add_define,PLATFORM_CLUSTER_COUNT))

PLATFORM_MAX_CPUS_PER_CLUSTER		:= 4
$(eval $(call add_define,PLATFORM_MAX_CPUS_PER_CLUSTER))

33
MAX_XLAT_TABLES				:= 25
34
35
$(eval $(call add_define,MAX_XLAT_TABLES))

36
MAX_MMAP_REGIONS			:= 27
37
38
39
40
41
$(eval $(call add_define,MAX_MMAP_REGIONS))

# platform files
PLAT_INCLUDES		+=	-I${SOC_DIR}/drivers/include

42
43
BL31_SOURCES		+=	drivers/ti/uart/aarch64/16550_console.S	\
				lib/cpus/aarch64/denver.S		\
44
				lib/cpus/aarch64/cortex_a57.S		\
45
46
				${COMMON_DIR}/drivers/bpmp_ipc/intf.c   \
				${COMMON_DIR}/drivers/bpmp_ipc/ivc.c    \
47
				${COMMON_DIR}/drivers/gpcdma/gpcdma.c	\
48
				${COMMON_DIR}/drivers/memctrl/memctrl_v2.c \
49
				${COMMON_DIR}/drivers/smmu/smmu.c	\
50
51
52
53
				${SOC_DIR}/drivers/mce/mce.c		\
				${SOC_DIR}/drivers/mce/ari.c		\
				${SOC_DIR}/drivers/mce/nvg.c		\
				${SOC_DIR}/drivers/mce/aarch64/nvg_helpers.S \
54
				$(SOC_DIR)/drivers/se/se.c \
55
				${SOC_DIR}/plat_memctrl.c		\
56
57
58
				${SOC_DIR}/plat_psci_handlers.c		\
				${SOC_DIR}/plat_setup.c			\
				${SOC_DIR}/plat_secondary.c		\
59
				${SOC_DIR}/plat_sip_calls.c		\
60
				${SOC_DIR}/plat_smmu.c			\
61
				${SOC_DIR}/plat_trampoline.S
62

63
64
65
66
67
68
69
70
71
72
# Enable workarounds for selected Cortex-A57 erratas.
A57_DISABLE_NON_TEMPORAL_HINT	:=	1
ERRATA_A57_806969		:=	1
ERRATA_A57_813419		:=	1
ERRATA_A57_813420		:=	1
ERRATA_A57_826974		:=	1
ERRATA_A57_826977		:=	1
ERRATA_A57_828024		:=	1
ERRATA_A57_829520		:=	1
ERRATA_A57_833471		:=	1
73
74
75

# Enable higher performance Non-cacheable load forwarding
A57_ENABLE_NONCACHEABLE_LOAD_FWD	:=	1