arm_def.h 20.3 KB
Newer Older
1
/*
2
 * Copyright (c) 2015-2020, ARM Limited and Contributors. All rights reserved.
3
 *
dp-arm's avatar
dp-arm committed
4
 * SPDX-License-Identifier: BSD-3-Clause
5
 */
6
7
#ifndef ARM_DEF_H
#define ARM_DEF_H
8

9
10
11
12
13
14
#include <arch.h>
#include <common/interrupt_props.h>
#include <common/tbbr/tbbr_img_def.h>
#include <drivers/arm/gic_common.h>
#include <lib/utils_def.h>
#include <lib/xlat_tables/xlat_tables_defs.h>
15
#include <plat/arm/common/smccc_def.h>
16
#include <plat/common/common_def.h>
17
18
19
20
21

/******************************************************************************
 * Definitions common to all ARM standard platforms
 *****************************************************************************/

22
23
24
25
26
27
/*
 * Root of trust key hash lengths
 */
#define ARM_ROTPK_HEADER_LEN		19
#define ARM_ROTPK_HASH_LEN		32

28
/* Special value used to verify platform parameters from BL2 to BL31 */
29
#define ARM_BL31_PLAT_PARAM_VAL		ULL(0x0f1e2d3c4b5a6978)
30

31
#define ARM_SYSTEM_COUNT		U(1)
32
33
34

#define ARM_CACHE_WRITEBACK_SHIFT	6

35
36
37
38
39
40
/*
 * Macros mapping the MPIDR Affinity levels to ARM Platform Power levels. The
 * power levels have a 1:1 mapping with the MPIDR affinity levels.
 */
#define ARM_PWR_LVL0		MPIDR_AFFLVL0
#define ARM_PWR_LVL1		MPIDR_AFFLVL1
41
#define ARM_PWR_LVL2		MPIDR_AFFLVL2
42
#define ARM_PWR_LVL3		MPIDR_AFFLVL3
43
44
45
46
47
48

/*
 *  Macros for local power states in ARM platforms encoded by State-ID field
 *  within the power-state parameter.
 */
/* Local power state for power domains in Run state. */
49
#define ARM_LOCAL_STATE_RUN	U(0)
50
/* Local power state for retention. Valid only for CPU power domains */
51
#define ARM_LOCAL_STATE_RET	U(1)
52
53
/* Local power state for OFF/power-down. Valid for CPU and cluster power
   domains */
54
#define ARM_LOCAL_STATE_OFF	U(2)
55

56
57
58
59
60
61
/* Memory location options for TSP */
#define ARM_TRUSTED_SRAM_ID		0
#define ARM_TRUSTED_DRAM_ID		1
#define ARM_DRAM_ID			2

/* The first 4KB of Trusted SRAM are used as shared memory */
Antonio Nino Diaz's avatar
Antonio Nino Diaz committed
62
#define ARM_TRUSTED_SRAM_BASE		UL(0x04000000)
63
#define ARM_SHARED_RAM_BASE		ARM_TRUSTED_SRAM_BASE
Antonio Nino Diaz's avatar
Antonio Nino Diaz committed
64
#define ARM_SHARED_RAM_SIZE		UL(0x00001000)	/* 4 KB */
65
66
67
68
69
70
71
72
73
74
75
76

/* The remaining Trusted SRAM is used to load the BL images */
#define ARM_BL_RAM_BASE			(ARM_SHARED_RAM_BASE +	\
					 ARM_SHARED_RAM_SIZE)
#define ARM_BL_RAM_SIZE			(PLAT_ARM_TRUSTED_SRAM_SIZE -	\
					 ARM_SHARED_RAM_SIZE)

/*
 * The top 16MB of DRAM1 is configured as secure access only using the TZC
 *   - SCP TZC DRAM: If present, DRAM reserved for SCP use
 *   - AP TZC DRAM: The remaining TZC secured DRAM reserved for AP use
 */
Antonio Nino Diaz's avatar
Antonio Nino Diaz committed
77
#define ARM_TZC_DRAM1_SIZE		UL(0x01000000)
78
79
80
81
82
83

#define ARM_SCP_TZC_DRAM1_BASE		(ARM_DRAM1_BASE +		\
					 ARM_DRAM1_SIZE -		\
					 ARM_SCP_TZC_DRAM1_SIZE)
#define ARM_SCP_TZC_DRAM1_SIZE		PLAT_ARM_SCP_TZC_DRAM1_SIZE
#define ARM_SCP_TZC_DRAM1_END		(ARM_SCP_TZC_DRAM1_BASE +	\
84
					 ARM_SCP_TZC_DRAM1_SIZE - 1U)
85

86
87
88
89
90
91
92
/*
 * Define a 2MB region within the TZC secured DRAM for use by EL3 runtime
 * firmware. This region is meant to be NOLOAD and will not be zero
 * initialized. Data sections with the attribute `arm_el3_tzc_dram` will be
 * placed here.
 */
#define ARM_EL3_TZC_DRAM1_BASE		(ARM_SCP_TZC_DRAM1_BASE - ARM_EL3_TZC_DRAM1_SIZE)
Antonio Nino Diaz's avatar
Antonio Nino Diaz committed
93
#define ARM_EL3_TZC_DRAM1_SIZE		UL(0x00200000) /* 2 MB */
94
#define ARM_EL3_TZC_DRAM1_END		(ARM_EL3_TZC_DRAM1_BASE +	\
95
					ARM_EL3_TZC_DRAM1_SIZE - 1U)
96

97
98
99
100
#define ARM_AP_TZC_DRAM1_BASE		(ARM_DRAM1_BASE +		\
					 ARM_DRAM1_SIZE -		\
					 ARM_TZC_DRAM1_SIZE)
#define ARM_AP_TZC_DRAM1_SIZE		(ARM_TZC_DRAM1_SIZE -		\
101
102
					 (ARM_SCP_TZC_DRAM1_SIZE +	\
					 ARM_EL3_TZC_DRAM1_SIZE))
103
#define ARM_AP_TZC_DRAM1_END		(ARM_AP_TZC_DRAM1_BASE +	\
104
					 ARM_AP_TZC_DRAM1_SIZE - 1U)
105

106
107
108
109
110
111
112
113
114
115
116
117
/* Define the Access permissions for Secure peripherals to NS_DRAM */
#if ARM_CRYPTOCELL_INTEG
/*
 * Allow Secure peripheral to read NS DRAM when integrated with CryptoCell.
 * This is required by CryptoCell to authenticate BL33 which is loaded
 * into the Non Secure DDR.
 */
#define ARM_TZC_NS_DRAM_S_ACCESS	TZC_REGION_S_RD
#else
#define ARM_TZC_NS_DRAM_S_ACCESS	TZC_REGION_S_NONE
#endif

118
119
#ifdef SPD_opteed
/*
120
121
122
123
124
125
126
 * BL2 needs to map 4MB at the end of TZC_DRAM1 in order to
 * load/authenticate the trusted os extra image. The first 512KB of
 * TZC_DRAM1 are reserved for trusted os (OPTEE). The extra image loading
 * for OPTEE is paged image which only include the paging part using
 * virtual memory but without "init" data. OPTEE will copy the "init" data
 * (from pager image) to the first 512KB of TZC_DRAM, and then copy the
 * extra image behind the "init" data.
127
 */
128
129
130
#define ARM_OPTEE_PAGEABLE_LOAD_BASE	(ARM_AP_TZC_DRAM1_BASE + \
					 ARM_AP_TZC_DRAM1_SIZE - \
					 ARM_OPTEE_PAGEABLE_LOAD_SIZE)
Antonio Nino Diaz's avatar
Antonio Nino Diaz committed
131
#define ARM_OPTEE_PAGEABLE_LOAD_SIZE	UL(0x400000)
132
133
134
135
#define ARM_OPTEE_PAGEABLE_LOAD_MEM	MAP_REGION_FLAT(		\
					ARM_OPTEE_PAGEABLE_LOAD_BASE,	\
					ARM_OPTEE_PAGEABLE_LOAD_SIZE,	\
					MT_MEMORY | MT_RW | MT_SECURE)
136
137
138
139
140
141
142
143
144

/*
 * Map the memory for the OP-TEE core (also known as OP-TEE pager when paging
 * support is enabled).
 */
#define ARM_MAP_OPTEE_CORE_MEM		MAP_REGION_FLAT(		\
						BL32_BASE,		\
						BL32_LIMIT - BL32_BASE,	\
						MT_MEMORY | MT_RW | MT_SECURE)
145
#endif /* SPD_opteed */
146
147
148
149
150

#define ARM_NS_DRAM1_BASE		ARM_DRAM1_BASE
#define ARM_NS_DRAM1_SIZE		(ARM_DRAM1_SIZE -		\
					 ARM_TZC_DRAM1_SIZE)
#define ARM_NS_DRAM1_END		(ARM_NS_DRAM1_BASE +		\
151
					 ARM_NS_DRAM1_SIZE - 1U)
152

153
154
#define ARM_DRAM1_BASE			ULL(0x80000000)
#define ARM_DRAM1_SIZE			ULL(0x80000000)
155
#define ARM_DRAM1_END			(ARM_DRAM1_BASE +		\
156
					 ARM_DRAM1_SIZE - 1U)
157

158
#define ARM_DRAM2_BASE			PLAT_ARM_DRAM2_BASE
159
160
#define ARM_DRAM2_SIZE			PLAT_ARM_DRAM2_SIZE
#define ARM_DRAM2_END			(ARM_DRAM2_BASE +		\
161
					 ARM_DRAM2_SIZE - 1U)
162
163
164
165
166
167
168
169
170
171
172
173

#define ARM_IRQ_SEC_PHY_TIMER		29

#define ARM_IRQ_SEC_SGI_0		8
#define ARM_IRQ_SEC_SGI_1		9
#define ARM_IRQ_SEC_SGI_2		10
#define ARM_IRQ_SEC_SGI_3		11
#define ARM_IRQ_SEC_SGI_4		12
#define ARM_IRQ_SEC_SGI_5		13
#define ARM_IRQ_SEC_SGI_6		14
#define ARM_IRQ_SEC_SGI_7		15

174
175
176
177
178
179
/*
 * Define a list of Group 1 Secure and Group 0 interrupt properties as per GICv3
 * terminology. On a GICv2 system or mode, the lists will be merged and treated
 * as Group 0 interrupts.
 */
#define ARM_G1S_IRQ_PROPS(grp) \
Antonio Nino Diaz's avatar
Antonio Nino Diaz committed
180
	INTR_PROP_DESC(ARM_IRQ_SEC_PHY_TIMER, GIC_HIGHEST_SEC_PRIORITY, (grp), \
181
			GIC_INTR_CFG_LEVEL), \
Antonio Nino Diaz's avatar
Antonio Nino Diaz committed
182
	INTR_PROP_DESC(ARM_IRQ_SEC_SGI_1, GIC_HIGHEST_SEC_PRIORITY, (grp), \
183
			GIC_INTR_CFG_EDGE), \
Antonio Nino Diaz's avatar
Antonio Nino Diaz committed
184
	INTR_PROP_DESC(ARM_IRQ_SEC_SGI_2, GIC_HIGHEST_SEC_PRIORITY, (grp), \
185
			GIC_INTR_CFG_EDGE), \
Antonio Nino Diaz's avatar
Antonio Nino Diaz committed
186
	INTR_PROP_DESC(ARM_IRQ_SEC_SGI_3, GIC_HIGHEST_SEC_PRIORITY, (grp), \
187
			GIC_INTR_CFG_EDGE), \
Antonio Nino Diaz's avatar
Antonio Nino Diaz committed
188
	INTR_PROP_DESC(ARM_IRQ_SEC_SGI_4, GIC_HIGHEST_SEC_PRIORITY, (grp), \
189
			GIC_INTR_CFG_EDGE), \
Antonio Nino Diaz's avatar
Antonio Nino Diaz committed
190
	INTR_PROP_DESC(ARM_IRQ_SEC_SGI_5, GIC_HIGHEST_SEC_PRIORITY, (grp), \
191
			GIC_INTR_CFG_EDGE), \
Antonio Nino Diaz's avatar
Antonio Nino Diaz committed
192
	INTR_PROP_DESC(ARM_IRQ_SEC_SGI_7, GIC_HIGHEST_SEC_PRIORITY, (grp), \
193
194
195
			GIC_INTR_CFG_EDGE)

#define ARM_G0_IRQ_PROPS(grp) \
Antonio Nino Diaz's avatar
Antonio Nino Diaz committed
196
	INTR_PROP_DESC(ARM_IRQ_SEC_SGI_0, PLAT_SDEI_NORMAL_PRI, (grp), \
197
			GIC_INTR_CFG_EDGE), \
Antonio Nino Diaz's avatar
Antonio Nino Diaz committed
198
	INTR_PROP_DESC(ARM_IRQ_SEC_SGI_6, GIC_HIGHEST_SEC_PRIORITY, (grp), \
199
200
			GIC_INTR_CFG_EDGE)

201
202
203
#define ARM_MAP_SHARED_RAM		MAP_REGION_FLAT(		\
						ARM_SHARED_RAM_BASE,	\
						ARM_SHARED_RAM_SIZE,	\
204
						MT_DEVICE | MT_RW | MT_SECURE)
205
206
207
208
209
210

#define ARM_MAP_NS_DRAM1		MAP_REGION_FLAT(		\
						ARM_NS_DRAM1_BASE,	\
						ARM_NS_DRAM1_SIZE,	\
						MT_MEMORY | MT_RW | MT_NS)

211
212
213
214
215
#define ARM_MAP_DRAM2			MAP_REGION_FLAT(		\
						ARM_DRAM2_BASE,		\
						ARM_DRAM2_SIZE,		\
						MT_MEMORY | MT_RW | MT_NS)

216
217
218
219
220
#define ARM_MAP_TSP_SEC_MEM		MAP_REGION_FLAT(		\
						TSP_SEC_MEM_BASE,	\
						TSP_SEC_MEM_SIZE,	\
						MT_MEMORY | MT_RW | MT_SECURE)

David Wang's avatar
David Wang committed
221
222
223
224
225
226
#if ARM_BL31_IN_DRAM
#define ARM_MAP_BL31_SEC_DRAM		MAP_REGION_FLAT(		\
						BL31_BASE,		\
						PLAT_ARM_MAX_BL31_SIZE,	\
						MT_MEMORY | MT_RW | MT_SECURE)
#endif
227

228
229
230
231
232
#define ARM_MAP_EL3_TZC_DRAM		MAP_REGION_FLAT(			\
						ARM_EL3_TZC_DRAM1_BASE,	\
						ARM_EL3_TZC_DRAM1_SIZE,	\
						MT_MEMORY | MT_RW | MT_SECURE)

233
234
235
236
237
238
239
240
#if defined(SPD_spmd)
#define ARM_MAP_TRUSTED_DRAM		MAP_REGION_FLAT(		    \
						PLAT_ARM_TRUSTED_DRAM_BASE, \
						PLAT_ARM_TRUSTED_DRAM_SIZE, \
						MT_MEMORY | MT_RW | MT_SECURE)
#endif


241
242
243
244
245
246
247
248
249
250
251
/*
 * Mapping for the BL1 RW region. This mapping is needed by BL2 in order to
 * share the Mbed TLS heap. Since the heap is allocated inside BL1, it resides
 * in the BL1 RW region. Hence, BL2 needs access to the BL1 RW region in order
 * to be able to access the heap.
 */
#define ARM_MAP_BL1_RW		MAP_REGION_FLAT(	\
					BL1_RW_BASE,	\
					BL1_RW_LIMIT - BL1_RW_BASE, \
					MT_MEMORY | MT_RW | MT_SECURE)

252
253
254
255
/*
 * If SEPARATE_CODE_AND_RODATA=1 we define a region for each section
 * otherwise one region is defined containing both.
 */
256
#if SEPARATE_CODE_AND_RODATA
257
#define ARM_MAP_BL_RO			MAP_REGION_FLAT(			\
258
259
						BL_CODE_BASE,			\
						BL_CODE_END - BL_CODE_BASE,	\
260
261
						MT_CODE | MT_SECURE),		\
					MAP_REGION_FLAT(			\
262
263
264
265
						BL_RO_DATA_BASE,		\
						BL_RO_DATA_END			\
							- BL_RO_DATA_BASE,	\
						MT_RO_DATA | MT_SECURE)
266
267
268
269
270
#else
#define ARM_MAP_BL_RO			MAP_REGION_FLAT(			\
						BL_CODE_BASE,			\
						BL_CODE_END - BL_CODE_BASE,	\
						MT_CODE | MT_SECURE)
271
272
273
274
275
276
277
278
#endif
#if USE_COHERENT_MEM
#define ARM_MAP_BL_COHERENT_RAM		MAP_REGION_FLAT(			\
						BL_COHERENT_RAM_BASE,		\
						BL_COHERENT_RAM_END		\
							- BL_COHERENT_RAM_BASE, \
						MT_DEVICE | MT_RW | MT_SECURE)
#endif
Roberto Vargas's avatar
Roberto Vargas committed
279
280
281
282
283
284
285
286
287
288
289
#if USE_ROMLIB
#define ARM_MAP_ROMLIB_CODE		MAP_REGION_FLAT(			\
						ROMLIB_RO_BASE,			\
						ROMLIB_RO_LIMIT	- ROMLIB_RO_BASE,\
						MT_CODE | MT_SECURE)

#define ARM_MAP_ROMLIB_DATA		MAP_REGION_FLAT(			\
						ROMLIB_RW_BASE,			\
						ROMLIB_RW_END	- ROMLIB_RW_BASE,\
						MT_MEMORY | MT_RW | MT_SECURE)
#endif
290

291
292
293
294
295
296
297
/*
 * Map mem_protect flash region with read and write permissions
 */
#define ARM_V2M_MAP_MEM_PROTECT		MAP_REGION_FLAT(PLAT_ARM_MEM_PROT_ADDR,	\
						V2M_FLASH_BLOCK_SIZE,		\
						MT_DEVICE | MT_RW | MT_SECURE)

298
/*
299
 * The max number of regions like RO(code), coherent and data required by
300
301
 * different BL stages which need to be mapped in the MMU.
 */
302
#define ARM_BL_REGIONS			5
303
304
305
306
307

#define MAX_MMAP_REGIONS		(PLAT_ARM_MMAP_ENTRIES +	\
					 ARM_BL_REGIONS)

/* Memory mapped Generic timer interfaces  */
Antonio Nino Diaz's avatar
Antonio Nino Diaz committed
308
309
310
311
312
#define ARM_SYS_CNTCTL_BASE		UL(0x2a430000)
#define ARM_SYS_CNTREAD_BASE		UL(0x2a800000)
#define ARM_SYS_TIMCTL_BASE		UL(0x2a810000)
#define ARM_SYS_CNT_BASE_S		UL(0x2a820000)
#define ARM_SYS_CNT_BASE_NS		UL(0x2a830000)
313
314
315

#define ARM_CONSOLE_BAUDRATE		115200

316
/* Trusted Watchdog constants */
Antonio Nino Diaz's avatar
Antonio Nino Diaz committed
317
#define ARM_SP805_TWDG_BASE		UL(0x2a490000)
318
319
320
321
322
323
324
#define ARM_SP805_TWDG_CLK_HZ		32768
/* The TBBR document specifies a watchdog timeout of 256 seconds. SP805
 * asserts reset after two consecutive countdowns (2 x 128 = 256 sec) */
#define ARM_TWDG_TIMEOUT_SEC		128
#define ARM_TWDG_LOAD_VAL		(ARM_SP805_TWDG_CLK_HZ * 	\
					 ARM_TWDG_TIMEOUT_SEC)

325
326
327
328
/******************************************************************************
 * Required platform porting definitions common to all ARM standard platforms
 *****************************************************************************/

329
330
331
332
333
334
335
336
337
338
339
340
/*
 * This macro defines the deepest retention state possible. A higher state
 * id will represent an invalid or a power down state.
 */
#define PLAT_MAX_RET_STATE		ARM_LOCAL_STATE_RET

/*
 * This macro defines the deepest power down states possible. Any state ID
 * higher than this is invalid.
 */
#define PLAT_MAX_OFF_STATE		ARM_LOCAL_STATE_OFF

341
342
343
344
345
/*
 * Some data must be aligned on the biggest cache line size in the platform.
 * This is known only to the platform as it might have a combination of
 * integrated and external caches.
 */
Antonio Nino Diaz's avatar
Antonio Nino Diaz committed
346
#define CACHE_WRITEBACK_GRANULE		(U(1) << ARM_CACHE_WRITEBACK_SHIFT)
347

348
/*
349
 * To enable FW_CONFIG to be loaded by BL1, define the corresponding base
350
351
 * and limit. Leave enough space of BL2 meminfo.
 */
352
#define ARM_FW_CONFIG_BASE		(ARM_BL_RAM_BASE + sizeof(meminfo_t))
353
354
#define ARM_FW_CONFIG_LIMIT		((ARM_BL_RAM_BASE + PAGE_SIZE) \
					+ (PAGE_SIZE / 2U))
355
356
357
358

/*
 * Boot parameters passed from BL2 to BL31/BL32 are stored here
 */
359
360
361
#define ARM_BL2_MEM_DESC_BASE		(ARM_FW_CONFIG_LIMIT)
#define ARM_BL2_MEM_DESC_LIMIT		(ARM_BL2_MEM_DESC_BASE \
					+ (PAGE_SIZE / 2U))
362
363
364

/*
 * Define limit of firmware configuration memory:
365
 * ARM_FW_CONFIG + ARM_BL2_MEM_DESC memory
366
 */
367
#define ARM_FW_CONFIGS_LIMIT		(ARM_BL_RAM_BASE + (PAGE_SIZE * 2))
368
369
370
371
372
373
374
375

/*******************************************************************************
 * BL1 specific defines.
 * BL1 RW data is relocated from ROM to RAM at runtime so we need 2 sets of
 * addresses.
 ******************************************************************************/
#define BL1_RO_BASE			PLAT_ARM_TRUSTED_ROM_BASE
#define BL1_RO_LIMIT			(PLAT_ARM_TRUSTED_ROM_BASE	\
Roberto Vargas's avatar
Roberto Vargas committed
376
377
					 + (PLAT_ARM_TRUSTED_ROM_SIZE - \
					    PLAT_ARM_MAX_ROMLIB_RO_SIZE))
378
/*
379
 * Put BL1 RW at the top of the Trusted SRAM.
380
381
382
 */
#define BL1_RW_BASE			(ARM_BL_RAM_BASE +		\
						ARM_BL_RAM_SIZE -	\
Roberto Vargas's avatar
Roberto Vargas committed
383
384
385
386
387
388
389
390
391
392
						(PLAT_ARM_MAX_BL1_RW_SIZE +\
						 PLAT_ARM_MAX_ROMLIB_RW_SIZE))
#define BL1_RW_LIMIT			(ARM_BL_RAM_BASE + 		\
					    (ARM_BL_RAM_SIZE - PLAT_ARM_MAX_ROMLIB_RW_SIZE))

#define ROMLIB_RO_BASE			BL1_RO_LIMIT
#define ROMLIB_RO_LIMIT			(PLAT_ARM_TRUSTED_ROM_BASE + PLAT_ARM_TRUSTED_ROM_SIZE)

#define ROMLIB_RW_BASE			(BL1_RW_BASE + PLAT_ARM_MAX_BL1_RW_SIZE)
#define ROMLIB_RW_END			(ROMLIB_RW_BASE + PLAT_ARM_MAX_ROMLIB_RW_SIZE)
393
394
395
396

/*******************************************************************************
 * BL2 specific defines.
 ******************************************************************************/
397
#if BL2_AT_EL3
398
/* Put BL2 towards the middle of the Trusted SRAM */
399
#define BL2_BASE			(ARM_TRUSTED_SRAM_BASE + \
400
						(PLAT_ARM_TRUSTED_SRAM_SIZE >> 1) + 0x2000)
401
402
#define BL2_LIMIT			(ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)

David Wang's avatar
David Wang committed
403
#else
404
/*
405
 * Put BL2 just below BL1.
406
 */
407
408
#define BL2_BASE			(BL1_RW_BASE - PLAT_ARM_MAX_BL2_SIZE)
#define BL2_LIMIT			BL1_RW_BASE
David Wang's avatar
David Wang committed
409
#endif
410
411

/*******************************************************************************
412
 * BL31 specific defines.
413
 ******************************************************************************/
414
#if ARM_BL31_IN_DRAM || SEPARATE_NOBITS_REGION
David Wang's avatar
David Wang committed
415
416
417
418
419
420
/*
 * Put BL31 at the bottom of TZC secured DRAM
 */
#define BL31_BASE			ARM_AP_TZC_DRAM1_BASE
#define BL31_LIMIT			(ARM_AP_TZC_DRAM1_BASE +	\
						PLAT_ARM_MAX_BL31_SIZE)
421
422
423
424
425
426
427
428
/*
 * For SEPARATE_NOBITS_REGION, BL31 PROGBITS are loaded in TZC secured DRAM.
 * And BL31 NOBITS are loaded in Trusted SRAM such that BL2 is overwritten.
 */
#if SEPARATE_NOBITS_REGION
#define BL31_NOBITS_BASE		BL2_BASE
#define BL31_NOBITS_LIMIT		BL2_LIMIT
#endif /* SEPARATE_NOBITS_REGION */
429
#elif (RESET_TO_BL31)
430
431
432
433
/* Ensure Position Independent support (PIE) is enabled for this config.*/
# if !ENABLE_PIE
#  error "BL31 must be a PIE if RESET_TO_BL31=1."
#endif
434
/*
435
 * Since this is PIE, we can define BL31_BASE to 0x0 since this macro is solely
436
 * used for building BL31 and not used for loading BL31.
437
 */
438
439
#  define BL31_BASE			0x0
#  define BL31_LIMIT			PLAT_ARM_MAX_BL31_SIZE
David Wang's avatar
David Wang committed
440
#else
441
442
443
444
/* Put BL31 below BL2 in the Trusted SRAM.*/
#define BL31_BASE			((ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)\
						- PLAT_ARM_MAX_BL31_SIZE)
#define BL31_PROGBITS_LIMIT		BL2_BASE
445
446
447
448
449
450
451
/*
 * For BL2_AT_EL3 make sure the BL31 can grow up until BL2_BASE. This is
 * because in the BL2_AT_EL3 configuration, BL2 is always resident.
 */
#if BL2_AT_EL3
#define BL31_LIMIT			BL2_BASE
#else
452
#define BL31_LIMIT			(ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
David Wang's avatar
David Wang committed
453
#endif
454
#endif
455

456
#if !defined(__aarch64__) || JUNO_AARCH32_EL3_RUNTIME
457
/*******************************************************************************
458
459
460
 * BL32 specific defines for EL3 runtime in AArch32 mode
 ******************************************************************************/
# if RESET_TO_SP_MIN && !JUNO_AARCH32_EL3_RUNTIME
461
462
463
464
/*
 * SP_MIN is the only BL image in SRAM. Allocate the whole of SRAM (excluding
 * the page reserved for fw_configs) to BL32
 */
465
#  define BL32_BASE			ARM_FW_CONFIGS_LIMIT
466
467
#  define BL32_LIMIT			(ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
# else
468
469
470
471
/* Put BL32 below BL2 in the Trusted SRAM.*/
#  define BL32_BASE			((ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)\
						- PLAT_ARM_MAX_BL32_SIZE)
#  define BL32_PROGBITS_LIMIT		BL2_BASE
472
473
474
475
476
477
#  define BL32_LIMIT			(ARM_BL_RAM_BASE + ARM_BL_RAM_SIZE)
# endif /* RESET_TO_SP_MIN && !JUNO_AARCH32_EL3_RUNTIME */

#else
/*******************************************************************************
 * BL32 specific defines for EL3 runtime in AArch64 mode
478
479
480
481
482
483
 ******************************************************************************/
/*
 * On ARM standard platforms, the TSP can execute from Trusted SRAM,
 * Trusted DRAM (if available) or the DRAM region secured by the TrustZone
 * controller.
 */
484
# if SPM_MM
485
486
487
488
#  define TSP_SEC_MEM_BASE		(ARM_AP_TZC_DRAM1_BASE + ULL(0x200000))
#  define TSP_SEC_MEM_SIZE		(ARM_AP_TZC_DRAM1_SIZE - ULL(0x200000))
#  define BL32_BASE			(ARM_AP_TZC_DRAM1_BASE + ULL(0x200000))
#  define BL32_LIMIT			(ARM_AP_TZC_DRAM1_BASE +	\
489
						ARM_AP_TZC_DRAM1_SIZE)
490
491
492
493
494
495
# elif defined(SPD_spmd)
#  define TSP_SEC_MEM_BASE		(ARM_AP_TZC_DRAM1_BASE + ULL(0x200000))
#  define TSP_SEC_MEM_SIZE		(ARM_AP_TZC_DRAM1_SIZE - ULL(0x200000))
#  define BL32_BASE			PLAT_ARM_TRUSTED_DRAM_BASE
#  define BL32_LIMIT			(PLAT_ARM_TRUSTED_DRAM_BASE	\
						+ (UL(1) << 21))
496
497
# elif ARM_BL31_IN_DRAM
#  define TSP_SEC_MEM_BASE		(ARM_AP_TZC_DRAM1_BASE +	\
David Wang's avatar
David Wang committed
498
						PLAT_ARM_MAX_BL31_SIZE)
499
#  define TSP_SEC_MEM_SIZE		(ARM_AP_TZC_DRAM1_SIZE -	\
David Wang's avatar
David Wang committed
500
						PLAT_ARM_MAX_BL31_SIZE)
501
#  define BL32_BASE			(ARM_AP_TZC_DRAM1_BASE +	\
David Wang's avatar
David Wang committed
502
						PLAT_ARM_MAX_BL31_SIZE)
503
#  define BL32_LIMIT			(ARM_AP_TZC_DRAM1_BASE +	\
David Wang's avatar
David Wang committed
504
						ARM_AP_TZC_DRAM1_SIZE)
505
506
507
# elif ARM_TSP_RAM_LOCATION_ID == ARM_TRUSTED_SRAM_ID
#  define TSP_SEC_MEM_BASE		ARM_BL_RAM_BASE
#  define TSP_SEC_MEM_SIZE		ARM_BL_RAM_SIZE
508
#  define TSP_PROGBITS_LIMIT		BL31_BASE
509
#  define BL32_BASE			ARM_FW_CONFIGS_LIMIT
510
511
512
513
514
515
#  define BL32_LIMIT			BL31_BASE
# elif ARM_TSP_RAM_LOCATION_ID == ARM_TRUSTED_DRAM_ID
#  define TSP_SEC_MEM_BASE		PLAT_ARM_TRUSTED_DRAM_BASE
#  define TSP_SEC_MEM_SIZE		PLAT_ARM_TRUSTED_DRAM_SIZE
#  define BL32_BASE			PLAT_ARM_TRUSTED_DRAM_BASE
#  define BL32_LIMIT			(PLAT_ARM_TRUSTED_DRAM_BASE	\
516
						+ (UL(1) << 21))
517
518
519
520
521
# elif ARM_TSP_RAM_LOCATION_ID == ARM_DRAM_ID
#  define TSP_SEC_MEM_BASE		ARM_AP_TZC_DRAM1_BASE
#  define TSP_SEC_MEM_SIZE		ARM_AP_TZC_DRAM1_SIZE
#  define BL32_BASE			ARM_AP_TZC_DRAM1_BASE
#  define BL32_LIMIT			(ARM_AP_TZC_DRAM1_BASE +	\
522
						ARM_AP_TZC_DRAM1_SIZE)
523
524
525
# else
#  error "Unsupported ARM_TSP_RAM_LOCATION_ID value"
# endif
526
#endif /* !__aarch64__ || JUNO_AARCH32_EL3_RUNTIME */
527

528
529
/*
 * BL32 is mandatory in AArch32. In AArch64, undefine BL32_BASE if there is no
530
 * SPD and no SPM-MM, as they are the only ones that can be used as BL32.
531
 */
532
#if defined(__aarch64__) && !JUNO_AARCH32_EL3_RUNTIME
533
# if defined(SPD_none) && !SPM_MM
534
#  undef BL32_BASE
535
# endif /* defined(SPD_none) && !SPM_MM */
536
#endif /* defined(__aarch64__) && !JUNO_AARCH32_EL3_RUNTIME */
537

538
539
540
541
/*******************************************************************************
 * FWU Images: NS_BL1U, BL2U & NS_BL2U defines.
 ******************************************************************************/
#define BL2U_BASE			BL2_BASE
542
543
#define BL2U_LIMIT			BL2_LIMIT

544
#define NS_BL2U_BASE			ARM_NS_DRAM1_BASE
545
#define NS_BL1U_BASE			(PLAT_ARM_NVM_BASE + UL(0x03EB8000))
546

547
548
549
550
551
552
/*
 * ID of the secure physical generic timer interrupt used by the TSP.
 */
#define TSP_IRQ_SEC_PHY_TIMER		ARM_IRQ_SEC_PHY_TIMER


553
554
555
556
557
/*
 * One cache line needed for bakery locks on ARM platforms
 */
#define PLAT_PERCPU_BAKERY_LOCK_SIZE		(1 * CACHE_WRITEBACK_GRANULE)

558
/* Priority levels for ARM platforms */
559
#define PLAT_RAS_PRI			0x10
560
561
562
563
564
#define PLAT_SDEI_CRITICAL_PRI		0x60
#define PLAT_SDEI_NORMAL_PRI		0x70

/* ARM platforms use 3 upper bits of secure interrupt priority */
#define ARM_PRI_BITS			3
565

566
567
568
/* SGI used for SDEI signalling */
#define ARM_SDEI_SGI			ARM_IRQ_SEC_SGI_0

569
570
571
572
573
574
575
#if SDEI_IN_FCONF
/* ARM SDEI dynamic private event max count */
#define ARM_SDEI_DP_EVENT_MAX_CNT	3

/* ARM SDEI dynamic shared event max count */
#define ARM_SDEI_DS_EVENT_MAX_CNT	3
#else
576
577
578
579
580
581
582
583
584
585
/* ARM SDEI dynamic private event numbers */
#define ARM_SDEI_DP_EVENT_0		1000
#define ARM_SDEI_DP_EVENT_1		1001
#define ARM_SDEI_DP_EVENT_2		1002

/* ARM SDEI dynamic shared event numbers */
#define ARM_SDEI_DS_EVENT_0		2000
#define ARM_SDEI_DS_EVENT_1		2001
#define ARM_SDEI_DS_EVENT_2		2002

586
587
588
589
590
591
592
593
594
595
#define ARM_SDEI_PRIVATE_EVENTS \
	SDEI_DEFINE_EVENT_0(ARM_SDEI_SGI), \
	SDEI_PRIVATE_EVENT(ARM_SDEI_DP_EVENT_0, SDEI_DYN_IRQ, SDEI_MAPF_DYNAMIC), \
	SDEI_PRIVATE_EVENT(ARM_SDEI_DP_EVENT_1, SDEI_DYN_IRQ, SDEI_MAPF_DYNAMIC), \
	SDEI_PRIVATE_EVENT(ARM_SDEI_DP_EVENT_2, SDEI_DYN_IRQ, SDEI_MAPF_DYNAMIC)

#define ARM_SDEI_SHARED_EVENTS \
	SDEI_SHARED_EVENT(ARM_SDEI_DS_EVENT_0, SDEI_DYN_IRQ, SDEI_MAPF_DYNAMIC), \
	SDEI_SHARED_EVENT(ARM_SDEI_DS_EVENT_1, SDEI_DYN_IRQ, SDEI_MAPF_DYNAMIC), \
	SDEI_SHARED_EVENT(ARM_SDEI_DS_EVENT_2, SDEI_DYN_IRQ, SDEI_MAPF_DYNAMIC)
596
#endif /* SDEI_IN_FCONF */
597

598
#endif /* ARM_DEF_H */