Commit 33f1dd9c authored by Sandrine Bailleux's avatar Sandrine Bailleux Committed by TrustedFirmware Code Review
Browse files

Merge "uniphier: define PLAT_XLAT_TABLES_DYNAMIC only for BL2" into integration

parents 8a53445e 46e2c853
...@@ -62,7 +62,6 @@ ...@@ -62,7 +62,6 @@
#define PLAT_PHY_ADDR_SPACE_SIZE (1ULL << 32) #define PLAT_PHY_ADDR_SPACE_SIZE (1ULL << 32)
#define PLAT_VIRT_ADDR_SPACE_SIZE (1ULL << 32) #define PLAT_VIRT_ADDR_SPACE_SIZE (1ULL << 32)
#define PLAT_XLAT_TABLES_DYNAMIC 1
#define MAX_XLAT_TABLES 9 #define MAX_XLAT_TABLES 9
#define MAX_MMAP_REGIONS 13 #define MAX_MMAP_REGIONS 13
......
...@@ -21,6 +21,9 @@ BL31_CPPFLAGS += -DPLAT_RO_XLAT_TABLES ...@@ -21,6 +21,9 @@ BL31_CPPFLAGS += -DPLAT_RO_XLAT_TABLES
BL32_CPPFLAGS += -DPLAT_RO_XLAT_TABLES BL32_CPPFLAGS += -DPLAT_RO_XLAT_TABLES
endif endif
# The dynamic xlat table is only used in BL2
BL2_CPPFLAGS += -DPLAT_XLAT_TABLES_DYNAMIC
# Cortex-A53 revision r0p4-51rel0 # Cortex-A53 revision r0p4-51rel0
# needed for LD20, unneeded for LD11, PXs3 (no ACE) # needed for LD20, unneeded for LD11, PXs3 (no ACE)
ERRATA_A53_855873 := 1 ERRATA_A53_855873 := 1
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment