Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in / Register
Toggle navigation
Menu
Open sidebar
adam.huang
Arm Trusted Firmware
Commits
601abdba
Unverified
Commit
601abdba
authored
Feb 19, 2018
by
davidcunado-arm
Committed by
GitHub
Feb 19, 2018
Browse files
Merge pull request #1271 from afaerber/tegra-fixes
tegra: Fix mmap_region_t struct mismatch
parents
15047150
28db3e96
Changes
4
Show whitespace changes
Inline
Side-by-side
plat/nvidia/tegra/include/tegra_private.h
View file @
601abdba
...
@@ -10,7 +10,7 @@
...
@@ -10,7 +10,7 @@
#include <arch.h>
#include <arch.h>
#include <platform_def.h>
#include <platform_def.h>
#include <psci.h>
#include <psci.h>
#include <xlat_tables.h>
#include <xlat_tables
_v2
.h>
/*******************************************************************************
/*******************************************************************************
* Tegra DRAM memory base address
* Tegra DRAM memory base address
...
...
plat/nvidia/tegra/soc/t132/plat_setup.c
View file @
601abdba
...
@@ -8,7 +8,7 @@
...
@@ -8,7 +8,7 @@
#include <bl_common.h>
#include <bl_common.h>
#include <tegra_def.h>
#include <tegra_def.h>
#include <tegra_private.h>
#include <tegra_private.h>
#include <xlat_tables.h>
#include <xlat_tables
_v2
.h>
/*******************************************************************************
/*******************************************************************************
* The Tegra power domain tree has a single system level power domain i.e. a
* The Tegra power domain tree has a single system level power domain i.e. a
...
...
plat/nvidia/tegra/soc/t186/plat_setup.c
View file @
601abdba
...
@@ -20,7 +20,7 @@
...
@@ -20,7 +20,7 @@
#include <tegra_def.h>
#include <tegra_def.h>
#include <tegra_platform.h>
#include <tegra_platform.h>
#include <tegra_private.h>
#include <tegra_private.h>
#include <xlat_tables.h>
#include <xlat_tables
_v2
.h>
DEFINE_RENAME_SYSREG_RW_FUNCS
(
l2ctlr_el1
,
CORTEX_A57_L2CTLR_EL1
)
DEFINE_RENAME_SYSREG_RW_FUNCS
(
l2ctlr_el1
,
CORTEX_A57_L2CTLR_EL1
)
extern
uint64_t
tegra_enable_l2_ecc_parity_prot
;
extern
uint64_t
tegra_enable_l2_ecc_parity_prot
;
...
...
plat/nvidia/tegra/soc/t210/plat_setup.c
View file @
601abdba
...
@@ -9,7 +9,7 @@
...
@@ -9,7 +9,7 @@
#include <console.h>
#include <console.h>
#include <tegra_def.h>
#include <tegra_def.h>
#include <tegra_private.h>
#include <tegra_private.h>
#include <xlat_tables.h>
#include <xlat_tables
_v2
.h>
/*******************************************************************************
/*******************************************************************************
* The Tegra power domain tree has a single system level power domain i.e. a
* The Tegra power domain tree has a single system level power domain i.e. a
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment