Commit 7b12a8d6 authored by Madhukar Pappireddy's avatar Madhukar Pappireddy Committed by TrustedFirmware Code Review
Browse files

Merge "Revert workaround for A77 erratum 1800714" into integration

parents b9ad2bb8 9bbc03a6
...@@ -254,9 +254,6 @@ For Cortex-A77, the following errata build flags are defined : ...@@ -254,9 +254,6 @@ For Cortex-A77, the following errata build flags are defined :
- ``ERRATA_A77_1508412``: This applies errata 1508412 workaround to Cortex-A77 - ``ERRATA_A77_1508412``: This applies errata 1508412 workaround to Cortex-A77
CPU. This needs to be enabled only for revision <= r1p0 of the CPU. CPU. This needs to be enabled only for revision <= r1p0 of the CPU.
- ``ERRATA_A77_1800714``: This applies errata 1800714 workaround to Cortex-A77
CPU. This needs to be enabled only for revision <= r1p1 of the CPU.
- ``ERRATA_A77_1925769``: This applies errata 1925769 workaround to Cortex-A77 - ``ERRATA_A77_1925769``: This applies errata 1925769 workaround to Cortex-A77
CPU. This needs to be enabled only for revision <= r1p1 of the CPU. CPU. This needs to be enabled only for revision <= r1p1 of the CPU.
......
...@@ -17,7 +17,6 @@ ...@@ -17,7 +17,6 @@
******************************************************************************/ ******************************************************************************/
#define CORTEX_A77_CPUECTLR_EL1 S3_0_C15_C1_4 #define CORTEX_A77_CPUECTLR_EL1 S3_0_C15_C1_4
#define CORTEX_A77_CPUECTLR_EL1_BIT_8 (ULL(1) << 8) #define CORTEX_A77_CPUECTLR_EL1_BIT_8 (ULL(1) << 8)
#define CORTEX_A77_CPUECTLR_EL1_BIT_53 (ULL(1) << 53)
/******************************************************************************* /*******************************************************************************
* CPU Power Control register specific definitions. * CPU Power Control register specific definitions.
......
...@@ -85,35 +85,6 @@ func check_errata_1508412_0 ...@@ -85,35 +85,6 @@ func check_errata_1508412_0
b cpu_rev_var_ls b cpu_rev_var_ls
endfunc check_errata_1508412_0 endfunc check_errata_1508412_0
/* --------------------------------------------------
* Errata Workaround for Cortex A77 Errata #1800714.
* This applies to revision <= r1p1 of Cortex A77.
* Inputs:
* x0: variant[4:7] and revision[0:3] of current cpu.
* Shall clobber: x0-x17
* --------------------------------------------------
*/
func errata_a77_1800714_wa
/* Compare x0 against revision <= r1p1 */
mov x17, x30
bl check_errata_1800714
cbz x0, 1f
/* Disable allocation of splintered pages in the L2 TLB */
mrs x1, CORTEX_A77_CPUECTLR_EL1
orr x1, x1, CORTEX_A77_CPUECTLR_EL1_BIT_53
msr CORTEX_A77_CPUECTLR_EL1, x1
isb
1:
ret x17
endfunc errata_a77_1800714_wa
func check_errata_1800714
/* Applies to everything <= r1p1 */
mov x1, #0x11
b cpu_rev_var_ls
endfunc check_errata_1800714
/* -------------------------------------------------- /* --------------------------------------------------
* Errata Workaround for Cortex A77 Errata #1925769. * Errata Workaround for Cortex A77 Errata #1925769.
* This applies to revision <= r1p1 of Cortex A77. * This applies to revision <= r1p1 of Cortex A77.
...@@ -158,11 +129,6 @@ func cortex_a77_reset_func ...@@ -158,11 +129,6 @@ func cortex_a77_reset_func
bl errata_a77_1508412_wa bl errata_a77_1508412_wa
#endif #endif
#if ERRATA_A77_1800714
mov x0, x18
bl errata_a77_1800714_wa
#endif
#if ERRATA_A77_1925769 #if ERRATA_A77_1925769
mov x0, x18 mov x0, x18
bl errata_a77_1925769_wa bl errata_a77_1925769_wa
...@@ -202,7 +168,6 @@ func cortex_a77_errata_report ...@@ -202,7 +168,6 @@ func cortex_a77_errata_report
* checking functions of each errata. * checking functions of each errata.
*/ */
report_errata ERRATA_A77_1508412, cortex_a77, 1508412 report_errata ERRATA_A77_1508412, cortex_a77, 1508412
report_errata ERRATA_A77_1800714, cortex_a77, 1800714
report_errata ERRATA_A77_1925769, cortex_a77, 1925769 report_errata ERRATA_A77_1925769, cortex_a77, 1925769
ldp x8, x30, [sp], #16 ldp x8, x30, [sp], #16
......
...@@ -282,10 +282,6 @@ ERRATA_A76_1868343 ?=0 ...@@ -282,10 +282,6 @@ ERRATA_A76_1868343 ?=0
# only to revision <= r1p0 of the Cortex A77 cpu. # only to revision <= r1p0 of the Cortex A77 cpu.
ERRATA_A77_1508412 ?=0 ERRATA_A77_1508412 ?=0
# Flag to apply erratum 1800714 workaround during reset. This erratum applies
# only to revision <= r1p1 of the Cortex A77 cpu.
ERRATA_A77_1800714 ?=0
# Flag to apply erratum 1925769 workaround during reset. This erratum applies # Flag to apply erratum 1925769 workaround during reset. This erratum applies
# only to revision <= r1p1 of the Cortex A77 cpu. # only to revision <= r1p1 of the Cortex A77 cpu.
ERRATA_A77_1925769 ?=0 ERRATA_A77_1925769 ?=0
...@@ -563,10 +559,6 @@ $(eval $(call add_define,ERRATA_A76_1868343)) ...@@ -563,10 +559,6 @@ $(eval $(call add_define,ERRATA_A76_1868343))
$(eval $(call assert_boolean,ERRATA_A77_1508412)) $(eval $(call assert_boolean,ERRATA_A77_1508412))
$(eval $(call add_define,ERRATA_A77_1508412)) $(eval $(call add_define,ERRATA_A77_1508412))
# Process ERRATA_A77_1800714 flag
$(eval $(call assert_boolean,ERRATA_A77_1800714))
$(eval $(call add_define,ERRATA_A77_1800714))
# Process ERRATA_A77_1925769 flag # Process ERRATA_A77_1925769 flag
$(eval $(call assert_boolean,ERRATA_A77_1925769)) $(eval $(call assert_boolean,ERRATA_A77_1925769))
$(eval $(call add_define,ERRATA_A77_1925769)) $(eval $(call add_define,ERRATA_A77_1925769))
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment