Skip to content

GitLab

"p2p/net/git@web.lueluesay.top:root/go-libp2p.git" did not exist on "955ae93a4b0c4c2f4efdee618eb990e93936c147"
Commit 82d8d4ab authored by Soby Mathew's avatar Soby Mathew Committed by TrustedFirmware Code Review
Browse files

Merge changes I0355e084,I6a6dd1c0 into integration 

* changes:
  mediatek: mt8183: add EMI MPU driver for DRAM protection
  mediatek: mt8183: add DEVAPC driver to control protection
parents 251b2643 f25ea7e3
Hide whitespace changes
Inline Side-by-side
plat/mediatek/mt8183/bl31_plat_setup.c
View file @ 82d8d4ab
...@@ -8,6 +8,8 @@ ...@@ -8,6 +8,8 @@
#include <arch_helpers.h> #include <arch_helpers.h>
#include <common/bl_common.h> #include <common/bl_common.h>
#include <common/desc_image_load.h> #include <common/desc_image_load.h>
#include <devapc.h>
#include <emi_mpu.h>
#include <plat/common/common_def.h> #include <plat/common/common_def.h>
#include <drivers/console.h> #include <drivers/console.h>
#include <common/debug.h> #include <common/debug.h>
...@@ -135,6 +137,10 @@ void bl31_early_platform_setup2(u_register_t arg0, u_register_t arg1, ...@@ -135,6 +137,10 @@ void bl31_early_platform_setup2(u_register_t arg0, u_register_t arg1,
******************************************************************************/ ******************************************************************************/
void bl31_platform_setup(void) void bl31_platform_setup(void)
{ {
devapc_init();
emi_mpu_init();
platform_setup_cpu(); platform_setup_cpu();
generic_delay_timer_init(); generic_delay_timer_init();
......
plat/mediatek/mt8183/drivers/devapc/devapc.c 0 → 100644
View file @ 82d8d4ab
/*
* Copyright (c) 2019, ARM Limited and Contributors. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include <common/debug.h>
#include <devapc.h>
#include <drivers/console.h>
#include <lib/mmio.h>
static void set_master_transaction(uint32_t master_index,
enum TRANSACTION transaction_type)
{
uintptr_t base;
uint32_t master_register_index;
uint32_t master_set_index;
uint32_t set_bit;
master_register_index = master_index / (MOD_NO_IN_1_DEVAPC * 2);
master_set_index = master_index % (MOD_NO_IN_1_DEVAPC * 2);
base = DEVAPC_INFRA_MAS_SEC_0 + master_register_index * 4;
set_bit = 0x1 << master_set_index;
if (transaction_type == SECURE_TRANSACTION)
mmio_setbits_32(base, set_bit);
else
mmio_clrbits_32(base, set_bit);
}
static void set_master_domain(uint32_t master_index, enum MASK_DOM domain)
{
uintptr_t base;
uint32_t domain_reg;
uint32_t domain_index;
uint32_t clr_bit;
uint32_t set_bit;
domain_reg = master_index / MASTER_MOD_NO_IN_1_DEVAPC;
domain_index = master_index % MASTER_MOD_NO_IN_1_DEVAPC;
clr_bit = 0xF << (4 * domain_index);
set_bit = domain << (4 * domain_index);
base = DEVAPC_INFRA_MAS_DOM_0 + domain_reg * 4;
mmio_clrsetbits_32(base, clr_bit, set_bit);
}
static void set_master_domain_remap_infra(enum MASK_DOM domain_emi_view,
enum MASK_DOM domain_infra_view)
{
uintptr_t base;
uint32_t clr_bit;
uint32_t set_bit;
if (domain_emi_view < DOMAIN_10) {
base = DEVAPC_INFRA_DOM_RMP_0;
clr_bit = 0x7 << (domain_emi_view * 3);
set_bit = domain_infra_view << (domain_emi_view * 3);
mmio_clrsetbits_32(base, clr_bit, set_bit);
} else if (domain_emi_view > DOMAIN_10) {
base = DEVAPC_INFRA_DOM_RMP_1;
domain_emi_view = domain_emi_view - DOMAIN_11;
clr_bit = 0x7 << (domain_emi_view * 3 + 1);
set_bit = domain_infra_view << (domain_emi_view * 3 + 1);
mmio_clrsetbits_32(base, clr_bit, set_bit);
} else {
base = DEVAPC_INFRA_DOM_RMP_0;
clr_bit = 0x3 << (domain_emi_view * 3);
set_bit = domain_infra_view << (domain_emi_view * 3);
mmio_clrsetbits_32(base, clr_bit, set_bit);
base = DEVAPC_INFRA_DOM_RMP_1;
set_bit = (domain_infra_view & 0x4) >> 2;
mmio_clrsetbits_32(base, 0x1, set_bit);
}
}
static void set_master_domain_remap_mm(enum MASK_DOM domain_emi_view,
enum MASK_DOM domain_mm_view)
{
uintptr_t base;
uint32_t clr_bit;
uint32_t set_bit;
base = DEVAPC_MM_DOM_RMP_0;
clr_bit = 0x3 << (domain_emi_view * 2);
set_bit = domain_mm_view << (domain_emi_view * 2);
mmio_clrsetbits_32(base, clr_bit, set_bit);
}
static void set_module_apc(enum DAPC_SLAVE_TYPE slave_type, uint32_t module,
enum MASK_DOM domain_num,
enum APC_ATTR permission_control)
{
uintptr_t base;
uint32_t apc_index;
uint32_t apc_set_index;
uint32_t clr_bit;
uint32_t set_bit;
apc_index = module / MOD_NO_IN_1_DEVAPC;
apc_set_index = module % MOD_NO_IN_1_DEVAPC;
clr_bit = 0x3 << (apc_set_index * 2);
set_bit = permission_control << (apc_set_index * 2);
if (slave_type == DAPC_INFRA_SLAVE && module <= SLAVE_INFRA_MAX_INDEX)
base = DEVAPC_INFRA_D0_APC_0 + domain_num * 0x100 +
apc_index * 4;
else if (slave_type == DAPC_MM_SLAVE && module <= SLAVE_MM_MAX_INDEX)
base = DEVAPC_MM_D0_APC_0 + domain_num * 0x100 + apc_index * 4;
else
return;
mmio_clrsetbits_32(base, clr_bit, set_bit);
}
static void set_default_master_transaction(void)
{
set_master_transaction(MASTER_SSPM, SECURE_TRANSACTION);
}
static void set_default_master_domain(void)
{
set_master_domain(MASTER_SCP, DOMAIN_1);
set_master_domain_remap_infra(DOMAIN_1, DOMAIN_1);
set_master_domain_remap_mm(DOMAIN_1, DOMAIN_1);
set_master_domain(MASTER_SPM, DOMAIN_2);
set_master_domain_remap_infra(DOMAIN_2, DOMAIN_2);
set_master_domain_remap_mm(DOMAIN_2, DOMAIN_2);
set_master_domain(MASTER_SSPM, DOMAIN_2);
set_master_domain_remap_infra(DOMAIN_2, DOMAIN_2);
set_master_domain_remap_mm(DOMAIN_2, DOMAIN_2);
}
static void set_default_slave_permission(void)
{
uint32_t module_index;
uint32_t infra_size;
uint32_t mm_size;
infra_size = sizeof(D_APC_INFRA_Devices) / sizeof(struct DEVICE_INFO);
mm_size = sizeof(D_APC_MM_Devices) / sizeof(struct DEVICE_INFO);
for (module_index = 0; module_index < infra_size; module_index++) {
if (D_APC_INFRA_Devices[module_index].d0_permission > 0) {
set_module_apc(DAPC_INFRA_SLAVE, module_index, DOMAIN_0,
D_APC_INFRA_Devices[module_index].d0_permission);
}
if (D_APC_INFRA_Devices[module_index].d1_permission > 0) {
set_module_apc(DAPC_INFRA_SLAVE, module_index, DOMAIN_1,
D_APC_INFRA_Devices[module_index].d1_permission);
}
if (D_APC_INFRA_Devices[module_index].d2_permission > 0) {
set_module_apc(DAPC_INFRA_SLAVE, module_index, DOMAIN_2,
D_APC_INFRA_Devices[module_index].d2_permission);
}
}
for (module_index = 0; module_index < mm_size; module_index++) {
if (D_APC_MM_Devices[module_index].d0_permission > 0) {
set_module_apc(DAPC_MM_SLAVE, module_index, DOMAIN_0,
D_APC_MM_Devices[module_index].d0_permission);
}
if (D_APC_MM_Devices[module_index].d1_permission > 0) {
set_module_apc(DAPC_MM_SLAVE, module_index, DOMAIN_1,
D_APC_MM_Devices[module_index].d1_permission);
}
if (D_APC_MM_Devices[module_index].d2_permission > 0) {
set_module_apc(DAPC_MM_SLAVE, module_index, DOMAIN_2,
D_APC_MM_Devices[module_index].d2_permission);
}
}
}
static void dump_devapc(void)
{
int i;
INFO("[DEVAPC] dump DEVAPC registers:\n");
for (i = 0; i < 13; i++) {
INFO("[DEVAPC] (INFRA)D0_APC_%d = 0x%x, "
"(INFRA)D1_APC_%d = 0x%x, "
"(INFRA)D2_APC_%d = 0x%x\n",
i, mmio_read_32(DEVAPC_INFRA_D0_APC_0 + i * 4),
i, mmio_read_32(DEVAPC_INFRA_D0_APC_0 + 0x100 + i * 4),
i, mmio_read_32(DEVAPC_INFRA_D0_APC_0 + 0x200 + i * 4));
}
for (i = 0; i < 9; i++) {
INFO("[DEVAPC] (MM)D0_APC_%d = 0x%x, "
"(MM)D1_APC_%d = 0x%x, "
"(MM)D2_APC_%d = 0x%x\n",
i, mmio_read_32(DEVAPC_MM_D0_APC_0 + i * 4),
i, mmio_read_32(DEVAPC_MM_D0_APC_0 + 0x100 + i * 4),
i, mmio_read_32(DEVAPC_MM_D0_APC_0 + 0x200 + i * 4));
}
for (i = 0; i < 4; i++) {
INFO("[DEVAPC] MAS_DOM_%d = 0x%x\n", i,
mmio_read_32(DEVAPC_INFRA_MAS_DOM_0 + i * 4));
}
INFO("[DEVAPC] MAS_SEC_0 = 0x%x\n",
mmio_read_32(DEVAPC_INFRA_MAS_SEC_0));
INFO("[DEVAPC] (INFRA)MAS_DOMAIN_REMAP_0 = 0x%x, "
"(INFRA)MAS_DOMAIN_REMAP_1 = 0x%x\n",
mmio_read_32(DEVAPC_INFRA_DOM_RMP_0),
mmio_read_32(DEVAPC_INFRA_DOM_RMP_1));
INFO("[DEVAPC] (MM)MAS_DOMAIN_REMAP_0 = 0x%x\n",
mmio_read_32(DEVAPC_MM_DOM_RMP_0));
}
void devapc_init(void)
{
mmio_write_32(DEVAPC_INFRA_APC_CON, 0x80000001);
mmio_write_32(DEVAPC_MM_APC_CON, 0x80000001);
mmio_write_32(DEVAPC_MD_APC_CON, 0x80000001);
set_default_master_transaction();
set_default_master_domain();
set_default_slave_permission();
dump_devapc();
}
plat/mediatek/mt8183/drivers/devapc/devapc.h 0 → 100644
View file @ 82d8d4ab
/*
* Copyright (c) 2019, ARM Limited and Contributors. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#ifndef DEVAPC_H
#define DEVAPC_H
#include <stdint.h>
#define DEVAPC_AO_INFRA_BASE 0x1000E000
#define DEVAPC_AO_MM_BASE 0x1001C000
#define DEVAPC_AO_MD_BASE 0x10019000
#define DEVAPC_INFRA_D0_APC_0 (DEVAPC_AO_INFRA_BASE + 0x0000)
#define DEVAPC_INFRA_MAS_DOM_0 (DEVAPC_AO_INFRA_BASE + 0x0A00)
#define DEVAPC_INFRA_MAS_SEC_0 (DEVAPC_AO_INFRA_BASE + 0x0B00)
#define DEVAPC_INFRA_DOM_RMP_0 (DEVAPC_AO_INFRA_BASE + 0x0D00)
#define DEVAPC_INFRA_DOM_RMP_1 (DEVAPC_AO_INFRA_BASE + 0x0D04)
#define DEVAPC_INFRA_APC_CON (DEVAPC_AO_INFRA_BASE + 0x0F00)
#define DEVAPC_MD_APC_CON (DEVAPC_AO_MD_BASE + 0x0F00)
#define DEVAPC_MM_D0_APC_0 (DEVAPC_AO_MM_BASE + 0x0000)
#define DEVAPC_MM_DOM_RMP_0 (DEVAPC_AO_MM_BASE + 0x0D00)
#define DEVAPC_MM_APC_CON (DEVAPC_AO_MM_BASE + 0x0F00)
#define MOD_NO_IN_1_DEVAPC 16
#define MASTER_MOD_NO_IN_1_DEVAPC 8
#define SLAVE_INFRA_MAX_INDEX 195
#define SLAVE_MM_MAX_INDEX 140
enum {
MASTER_SCP = 0,
MASTER_SPM = 10,
MASTER_SSPM = 27
};
enum MASK_DOM {
DOMAIN_0 = 0,
DOMAIN_1,
DOMAIN_2,
DOMAIN_3,
DOMAIN_4,
DOMAIN_5,
DOMAIN_6,
DOMAIN_7,
DOMAIN_8,
DOMAIN_9,
DOMAIN_10,
DOMAIN_11
};
enum TRANSACTION {
NON_SECURE_TRANSACTION = 0,
SECURE_TRANSACTION
};
enum DAPC_SLAVE_TYPE {
DAPC_INFRA_SLAVE = 0,
DAPC_MM_SLAVE
};
enum APC_ATTR {
NO_SEC = 0,
S_RW_ONLY,
S_RW_NS_R,
FORBID,
};
struct DEVICE_INFO {
uint8_t d0_permission;
uint8_t d1_permission;
uint8_t d2_permission;
};
#define PERMISSION(DEV_NAME, ATTR1, ATTR2, ATTR3) \
{(uint8_t)ATTR1, (uint8_t)ATTR2, (uint8_t)ATTR3}
static const struct DEVICE_INFO D_APC_INFRA_Devices[] = {
/* module, domain0, domain1, domain2 */
/* 0 */
PERMISSION("INFRA_AO_TOPCKGEN", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("INFRA_AO_INFRASYS_CONFIG_REGS", NO_SEC, FORBID, NO_SEC),
PERMISSION("IO_CFG", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_PERICFG", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_EFUSE_AO_DEBUG", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_GPIO", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_SLEEP_CONTROLLER", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_TOPRGU", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_APXGPT", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_RESERVE", NO_SEC, FORBID, NO_SEC),
/* 10 */
PERMISSION("INFRA_AO_SEJ", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_AP_CIRQ_EINT", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_APMIXEDSYS", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("INFRA_AO_PMIC_WRAP", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_DEVICE_APC_AO_INFRA_PERI", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_SLEEP_CONTROLLER_MD", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_KEYPAD", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_TOP_MISC", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_DVFS_CTRL_PROC", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_MBIST_AO_REG", NO_SEC, FORBID, NO_SEC),
/* 20 */
PERMISSION("INFRA_AO_CLDMA_AO_AP", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_DEVICE_MPU", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_AES_TOP_0", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_SYS_TIMER", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_MDEM_TEMP_SHARE", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_DEVICE_APC_AO_MD", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_SECURITY_AO", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_TOPCKGEN_REG", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_DEVICE_APC_AO_MM", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_RESERVE", NO_SEC, FORBID, NO_SEC),
/* 30 */
PERMISSION("INFRASYS_RESERVE", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_RESERVE", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_RESERVE", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_SYS_CIRQ", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_MM_IOMMU", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_EFUSE_PDN_DEBUG", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_DEVICE_APC", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_DBG_TRACKER", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_CCIF0_AP", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_CCIF0_MD", NO_SEC, FORBID, NO_SEC),
/* 40 */
PERMISSION("INFRASYS_CCIF1_AP", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_CCIF1_MD", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_MBIST", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_INFRA_PDN_REGISTER", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_TRNG", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_DX_CC", NO_SEC, FORBID, NO_SEC),
PERMISSION("MD_CCIF_MD1", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_CQ_DMA", NO_SEC, FORBID, NO_SEC),
PERMISSION("MD_CCIF_MD2", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_SRAMROM", NO_SEC, FORBID, NO_SEC),
/* 50 */
PERMISSION("ANA_MIPI_DSI0", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_RESERVE", NO_SEC, FORBID, NO_SEC),
PERMISSION("ANA_MIPI_CSI0", NO_SEC, FORBID, NO_SEC),
PERMISSION("ANA_MIPI_CSI1", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_EMI", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_RESERVE", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_CLDMA_PDN", NO_SEC, FORBID, NO_SEC),
PERMISSION("CLDMA_PDN_MD_MISC", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_MD", NO_SEC, FORBID, NO_SEC),
PERMISSION("BPI_BSI_SLV0", NO_SEC, FORBID, NO_SEC),
/* 60 */
PERMISSION("BPI_BSI_SLV1", NO_SEC, FORBID, NO_SEC),
PERMISSION("BPI_BSI_SLV2", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_EMI_MPU", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_DVFS_PROC", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_DRAMC_CH0_TOP0", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_DRAMC_CH0_TOP1", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_DRAMC_CH0_TOP2", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_DRAMC_CH0_TOP3", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_DRAMC_CH0_TOP4", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_DRAMC_CH1_TOP0", NO_SEC, FORBID, NO_SEC),
/* 70 */
PERMISSION("INFRASYS_DRAMC_CH1_TOP1", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_DRAMC_CH1_TOP2", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_DRAMC_CH1_TOP3", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_DRAMC_CH1_TOP4", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_GCE", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_CCIF2_AP", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_CCIF2_MD", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_CCIF3_AP", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_CCIF3_MD", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRA_AO_PWRMCU Partition 1", S_RW_NS_R, FORBID, NO_SEC),
/* 80 */
PERMISSION("INFRA_AO_PWRMCU Partition 2", S_RW_NS_R, FORBID, NO_SEC),
PERMISSION("INFRA_AO_PWRMCU Partition 3", S_RW_NS_R, FORBID, NO_SEC),
PERMISSION("INFRA_AO_PWRMCU Partition 4", S_RW_NS_R, FORBID, NO_SEC),
PERMISSION("INFRA_AO_PWRMCU Partition 5", S_RW_NS_R, FORBID, NO_SEC),
PERMISSION("INFRA_AO_PWRMCU Partition 6", S_RW_NS_R, FORBID, NO_SEC),
PERMISSION("INFRA_AO_PWRMCU Partition 7", S_RW_NS_R, FORBID, NO_SEC),
PERMISSION("INFRA_AO_PWRMCU Partition 8", S_RW_NS_R, FORBID, NO_SEC),
PERMISSION("INFRA_AO_SCP", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("INFRA_AO_MCUCFG", NO_SEC, FORBID, NO_SEC),
PERMISSION("INFRASYS_DBUGSYS", NO_SEC, FORBID, NO_SEC),
/* 90 */
PERMISSION("PERISYS_APDMA", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_AUXADC", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_UART0", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("PERISYS_UART1", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_UART2", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_I2C6", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_PWM", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_I2C0", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_I2C1", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_I2C2", NO_SEC, FORBID, NO_SEC),
/* 100 */
PERMISSION("PERISYS_SPI0", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_PTP", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_BTIF", NO_SEC, FORBID, NO_SEC),
PERMISSION("RESERVE", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_DISP_PWM", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_I2C3", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_SPI1", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_I2C4", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_SPI2", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_SPI3", NO_SEC, FORBID, NO_SEC),
/* 110 */
PERMISSION("PERISYS_I2C1_IMM", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_I2C2_IMM", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_I2C5", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_I2C5_IMM", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_SPI4", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_SPI5", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_I2C7", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_I2C8", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_USB", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_USB_2_0_SUB", NO_SEC, FORBID, NO_SEC),
/* 120 */
PERMISSION("PERISYS_AUDIO", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_MSDC0", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_MSDC1", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_MSDC2", NO_SEC, FORBID, NO_SEC),
PERMISSION("RESERVE", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_UFS", NO_SEC, FORBID, NO_SEC),
PERMISSION("RESERVE", NO_SEC, FORBID, NO_SEC),
PERMISSION("RESERVE", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_RESERVE", NO_SEC, FORBID, NO_SEC),
PERMISSION("EAST_RESERVE_0", NO_SEC, FORBID, NO_SEC),
/* 130 */
PERMISSION("EAST_RESERVE_1", NO_SEC, FORBID, NO_SEC),
PERMISSION("EAST_RESERVE_2", NO_SEC, FORBID, NO_SEC),
PERMISSION("EAST_RESERVE_3", NO_SEC, FORBID, NO_SEC),
PERMISSION("EAST_RESERVE_4", NO_SEC, FORBID, NO_SEC),
PERMISSION("EAST_IO_CFG_RT", NO_SEC, FORBID, NO_SEC),
PERMISSION("EAST_RESERVE_6", NO_SEC, FORBID, NO_SEC),
PERMISSION("EAST_RESERVE_7", NO_SEC, FORBID, NO_SEC),
PERMISSION("EAST_CSI0_TOP_AO", NO_SEC, FORBID, NO_SEC),
PERMISSION("RESERVE", NO_SEC, FORBID, NO_SEC),
PERMISSION("EAST_RESERVE_A", NO_SEC, FORBID, NO_SEC),
/* 140 */
PERMISSION("EAST_RESERVE_B", NO_SEC, FORBID, NO_SEC),
PERMISSION("EAST_RESERVE_C", NO_SEC, FORBID, NO_SEC),
PERMISSION("EAST_RESERVE_D", NO_SEC, FORBID, NO_SEC),
PERMISSION("EAST_RESERVE_E", NO_SEC, FORBID, NO_SEC),
PERMISSION("EAST_RESERVE_F", NO_SEC, FORBID, NO_SEC),
PERMISSION("SOUTH_RESERVE_0", NO_SEC, FORBID, NO_SEC),
PERMISSION("SOUTH_RESERVE_1", NO_SEC, FORBID, NO_SEC),
PERMISSION("SOUTH_IO_CFG_RM", NO_SEC, FORBID, NO_SEC),
PERMISSION("SOUTH_IO_CFG_RB", NO_SEC, FORBID, NO_SEC),
PERMISSION("SOUTH_EFUSE", NO_SEC, FORBID, NO_SEC),
/* 150 */
PERMISSION("SOUTH_RESERVE_5", NO_SEC, FORBID, NO_SEC),
PERMISSION("SOUTH_RESERVE_6", NO_SEC, FORBID, NO_SEC),
PERMISSION("SOUTH_RESERVE_7", NO_SEC, FORBID, NO_SEC),
PERMISSION("SOUTH_RESERVE_8", NO_SEC, FORBID, NO_SEC),
PERMISSION("SOUTH_RESERVE_9", NO_SEC, FORBID, NO_SEC),
PERMISSION("SOUTH_RESERVE_A", NO_SEC, FORBID, NO_SEC),
PERMISSION("SOUTH_RESERVE_B", NO_SEC, FORBID, NO_SEC),
PERMISSION("SOUTH_RESERVE_C", NO_SEC, FORBID, NO_SEC),
PERMISSION("SOUTH_RESERVE_D", NO_SEC, FORBID, NO_SEC),
PERMISSION("SOUTH_RESERVE_E", NO_SEC, FORBID, NO_SEC),
/* 160 */
PERMISSION("SOUTH_RESERVE_F", NO_SEC, FORBID, NO_SEC),
PERMISSION("WEST_RESERVE_0", NO_SEC, FORBID, NO_SEC),
PERMISSION("WEST_MSDC1_PAD_MACRO", NO_SEC, FORBID, NO_SEC),
PERMISSION("WEST_RESERVE_2", NO_SEC, FORBID, NO_SEC),
PERMISSION("WEST_RESERVE_3", NO_SEC, FORBID, NO_SEC),
PERMISSION("WEST_RESERVE_4", NO_SEC, FORBID, NO_SEC),
PERMISSION("WEST_MIPI_TX_CONFIG", NO_SEC, FORBID, NO_SEC),
PERMISSION("WEST_RESERVE_6", NO_SEC, FORBID, NO_SEC),
PERMISSION("WEST_IO_CFG_LB", NO_SEC, FORBID, NO_SEC),
PERMISSION("WEST_IO_CFG_LM", NO_SEC, FORBID, NO_SEC),
/* 170 */
PERMISSION("WEST_IO_CFG_BL", NO_SEC, FORBID, NO_SEC),
PERMISSION("WEST_RESERVE_A", NO_SEC, FORBID, NO_SEC),
PERMISSION("WEST_RESERVE_B", NO_SEC, FORBID, NO_SEC),
PERMISSION("WEST_RESERVE_C", NO_SEC, FORBID, NO_SEC),
PERMISSION("WEST_RESERVE_D", NO_SEC, FORBID, NO_SEC),
PERMISSION("WEST_RESERVE_E", NO_SEC, FORBID, NO_SEC),
PERMISSION("WEST_RESERVE_F", NO_SEC, FORBID, NO_SEC),
PERMISSION("NORTH_RESERVE_0", NO_SEC, FORBID, NO_SEC),
PERMISSION("EFUSE_TOP", NO_SEC, FORBID, NO_SEC),
PERMISSION("NORTH_IO_CFG_LT", NO_SEC, FORBID, NO_SEC),
/* 180 */
PERMISSION("NORTH_IO_CFG_TL", NO_SEC, FORBID, NO_SEC),
PERMISSION("NORTH_USB20 PHY", NO_SEC, FORBID, NO_SEC),
PERMISSION("NORTH_MSDC0 PAD MACRO", NO_SEC, FORBID, NO_SEC),
PERMISSION("NORTH_RESERVE_6", NO_SEC, FORBID, NO_SEC),
PERMISSION("NORTH_RESERVE_7", NO_SEC, FORBID, NO_SEC),
PERMISSION("NORTH_RESERVE_8", NO_SEC, FORBID, NO_SEC),
PERMISSION("NORTH_RESERVE_9", NO_SEC, FORBID, NO_SEC),
PERMISSION("NORTH_UFS_MPHY", NO_SEC, FORBID, NO_SEC),
PERMISSION("NORTH_RESERVE_B", NO_SEC, FORBID, NO_SEC),
PERMISSION("NORTH_RESERVE_C", NO_SEC, FORBID, NO_SEC),
/* 190 */
PERMISSION("NORTH_RESERVE_D", NO_SEC, FORBID, NO_SEC),
PERMISSION("NORTH_RESERVE_E", NO_SEC, FORBID, NO_SEC),
PERMISSION("NORTH_RESERVE_F", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_CONN", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_MD_VIOLATION", NO_SEC, FORBID, NO_SEC),
PERMISSION("PERISYS_RESERVE", NO_SEC, FORBID, NO_SEC)
};
static const struct DEVICE_INFO D_APC_MM_Devices[] = {
/* module, domain0, domain1, domain2 */
/* 0 */
PERMISSION("G3D_CONFIG", NO_SEC, FORBID, NO_SEC),
PERMISSION("MFG VAD", NO_SEC, FORBID, NO_SEC),
PERMISSION("SC0 VAD", NO_SEC, FORBID, NO_SEC),
PERMISSION("MFG_OTHERS", NO_SEC, FORBID, NO_SEC),
PERMISSION("MMSYS_CONFIG", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("MDP_RDMA0", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("MDP_RDMA1", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("MDP_RSZ0", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("MDP_RSZ1", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("MDP_WROT0", NO_SEC, NO_SEC, NO_SEC),
/* 10 */
PERMISSION("MDP_WDMA", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("MDP_TDSHP", NO_SEC, FORBID, NO_SEC),
PERMISSION("DISP_OVL0", NO_SEC, FORBID, NO_SEC),
PERMISSION("DISP_OVL0_2L", NO_SEC, FORBID, NO_SEC),
PERMISSION("DISP_OVL1_2L", NO_SEC, FORBID, NO_SEC),
PERMISSION("DISP_RDMA0", NO_SEC, FORBID, NO_SEC),
PERMISSION("DISP_RDMA1", NO_SEC, FORBID, NO_SEC),
PERMISSION("DISP_WDMA0", NO_SEC, FORBID, NO_SEC),
PERMISSION("DISP_COLOR0", NO_SEC, FORBID, NO_SEC),
PERMISSION("DISP_CCORR0", NO_SEC, FORBID, NO_SEC),
/* 20 */
PERMISSION("DISP_AAL0", NO_SEC, FORBID, NO_SEC),
PERMISSION("DISP_GAMMA0", NO_SEC, FORBID, NO_SEC),
PERMISSION("DISP_DITHER0", NO_SEC, FORBID, NO_SEC),
PERMISSION("DSI_SPLIT", NO_SEC, FORBID, NO_SEC),
PERMISSION("DSI0", NO_SEC, FORBID, NO_SEC),
PERMISSION("DPI", NO_SEC, FORBID, NO_SEC),
PERMISSION("MM_MUTEX", NO_SEC, FORBID, NO_SEC),
PERMISSION("SMI_LARB0", NO_SEC, FORBID, NO_SEC),
PERMISSION("SMI_LARB1", NO_SEC, FORBID, NO_SEC),
PERMISSION("SMI_COMMON", NO_SEC, FORBID, NO_SEC),
/* 30 */
PERMISSION("DISP_RSZ", NO_SEC, FORBID, NO_SEC),
PERMISSION("MDP_AAL", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("MDP_CCORR", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("DBI", NO_SEC, FORBID, NO_SEC),
PERMISSION("MMSYS_OTHERS", NO_SEC, FORBID, NO_SEC),
PERMISSION("IMGSYS_CONFIG", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("IMGSYS_SMI_LARB1", NO_SEC, FORBID, NO_SEC),
PERMISSION("IMGSYS_DISP_A0", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("IMGSYS_DISP_A1", NO_SEC, FORBID, NO_SEC),
PERMISSION("IMGSYS_DISP_A2", NO_SEC, FORBID, NO_SEC),
/* 40 */
PERMISSION("IMGSYS_DISP_A3", NO_SEC, FORBID, NO_SEC),
PERMISSION("IMGSYS_DISP_A4", NO_SEC, FORBID, NO_SEC),
PERMISSION("IMGSYS_DISP_A5", NO_SEC, FORBID, NO_SEC),
PERMISSION("IMGSYS_DPE", NO_SEC, FORBID, NO_SEC),
PERMISSION("IMGSYS_RSC", NO_SEC, FORBID, NO_SEC),
PERMISSION("IMGSYS_WPEA", NO_SEC, FORBID, NO_SEC),
PERMISSION("IMGSYS_FDVT", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("IMGSYS_OWE", NO_SEC, FORBID, NO_SEC),
PERMISSION("IMGSYS_WPEB", NO_SEC, FORBID, NO_SEC),
PERMISSION("IMGSYS_MFB", NO_SEC, FORBID, NO_SEC),
/* 50 */
PERMISSION("IMGSYS_SMI_LARB2", NO_SEC, FORBID, NO_SEC),
PERMISSION("IMGSYS_OTHERS", NO_SEC, FORBID, NO_SEC),
PERMISSION("VENCSYS_GLOBAL_CON", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("VENCSYSSYS_SMI_LARB4", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("VENCSYS_VENC", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("VENCSYS_JPGENC", NO_SEC, FORBID, NO_SEC),
PERMISSION("VENCSYS_MBIST_CTRL", NO_SEC, FORBID, NO_SEC),
PERMISSION("VENCSYS_OTHERS", NO_SEC, FORBID, NO_SEC),
PERMISSION("VDECSYS_GLOBAL_CON", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("VDECSYS_SMI_LARB1", NO_SEC, FORBID, NO_SEC),
/* 60 */
PERMISSION("VDECSYS_FULL_TOP", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("VDECSYS_OTHERS", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAMSYS_TOP", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_LARB6", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("CAMSYS_LARB3", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("CAMSYS_CAM_TOP", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("CAMSYS_CAM_A", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("CAMSYS_CAM_A", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("CAMSYS_CAM_B", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("CAMSYS_CAM_B", NO_SEC, NO_SEC, NO_SEC),
/* 70 */
PERMISSION("CAMSYS_CAM_C", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("CAMSYS_CAM_C", NO_SEC, NO_SEC, NO_SEC),
PERMISSION("CAMSYS_CAM_TOP_SET", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_A_SET", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_A_SET", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_B_SET", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_B_SET", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_C_SET", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_C_SET", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_TOP_INNER", NO_SEC, FORBID, NO_SEC),
/* 80 */
PERMISSION("CAMSYS_CAM_A_INNER", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_A_INNER", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_B_INNER", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_B_INNER", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_C_INNER", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_C_INNER", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_A_EXT", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_B_EXT", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_C_EXT", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_TOP_CLR", NO_SEC, FORBID, NO_SEC),
/* 90 */
PERMISSION("CAMSYS_CAM_A_CLR", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_A_CLR", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_B_CLR", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_B_CLR", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_C_CLR", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_C_CLR", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_A_EXT", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_B_EXT", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_C_EXT", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAM_RESERVE", NO_SEC, FORBID, NO_SEC),
/* 100 */
PERMISSION("CAMSYS_SENINF_A", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_SENINF_B", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_SENINF_C", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_SENINF_D", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_SENINF_E", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_SENINF_F", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_SENINF_G", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_SENINF_H", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAMSV_A", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAMSV_B", NO_SEC, FORBID, NO_SEC),
/* 110 */
PERMISSION("CAMSYS_CAMSV_C", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CAMSV_D", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_MD32 DMEM_12", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_RESEVE", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CCU_CTL", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CCU_H2T_A", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CCU_T2H_A", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_RESERVE", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_RESERVE", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_CCU_DMA", NO_SEC, FORBID, NO_SEC),
/* 120 */
PERMISSION("CAMSYS_TSF", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_MD32_PMEM_24", NO_SEC, FORBID, NO_SEC),
PERMISSION("CAMSYS_OTHERS", NO_SEC, FORBID, NO_SEC),
PERMISSION("VPUSYS_CFG", NO_SEC, FORBID, NO_SEC),
PERMISSION("VPUSYS_ADL_CTRL", NO_SEC, FORBID, NO_SEC),
PERMISSION("VPUSYS_COREA_DMEM_0_128KB", NO_SEC, FORBID, NO_SEC),
PERMISSION("VPUSYS_COREA_DMEM_128_256KB", NO_SEC, FORBID, NO_SEC),
PERMISSION("VPUSYS_COREA_IMEM_256KB", NO_SEC, FORBID, NO_SEC),
PERMISSION("VPUSYS_COREA_CONTROL", NO_SEC, FORBID, NO_SEC),
PERMISSION("VPUSYS_COREA_DEBUG", NO_SEC, FORBID, NO_SEC),
/* 130 */
PERMISSION("VPUSYS_COREB_DMEM_0_128KB", NO_SEC, FORBID, NO_SEC),
PERMISSION("VPUSYS_COREB_DMEM_128_256KB", NO_SEC, FORBID, NO_SEC),
PERMISSION("VPUSYS_COREB_IMEM_256KB", NO_SEC, FORBID, NO_SEC),
PERMISSION("VPUSYS_COREB_CONTROL", NO_SEC, FORBID, NO_SEC),
PERMISSION("VPUSYS_COREB_DEBUG", NO_SEC, FORBID, NO_SEC),
PERMISSION("VPUSYS_COREC_DMEM_0_128KB", NO_SEC, FORBID, NO_SEC),
PERMISSION("VPUSYS_COREC_DMEM_128_256KB", NO_SEC, FORBID, NO_SEC),
PERMISSION("VPUSYS_COREC_IMEM_256KB", NO_SEC, FORBID, NO_SEC),
PERMISSION("VPUSYS_COREC_CONTROL", NO_SEC, FORBID, NO_SEC),
PERMISSION("VPUSYS_COREC_DEBUG", NO_SEC, FORBID, NO_SEC),
/* 140 */
PERMISSION("VPUSYS_OTHERS", NO_SEC, FORBID, NO_SEC)
};
void devapc_init(void);
#endif /* DEVAPC_H */
plat/mediatek/mt8183/drivers/emi_mpu/emi_mpu.c 0 → 100644
View file @ 82d8d4ab
/*
* Copyright (c) 2019, ARM Limited and Contributors. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#include <common/debug.h>
#include <lib/mmio.h>
#include <emi_mpu.h>
int is_4GB(void)
{
return 0; /* 8183 doesn't use 4GB */
}
/*
* emi_mpu_set_region_protection: protect a region.
* @start: start address of the region
* @end: end address of the region
* @region: EMI MPU region id
* @access_permission: EMI MPU access permission
* Return 0 for success, otherwise negative status code.
*/
int emi_mpu_set_region_protection(
unsigned long start, unsigned long end,
int region,
unsigned int access_permission)
{
int ret = 0;
if (end <= start) {
ERROR("[EMI][MTEE][MPU] Invalid address!.\n");
return -1;
}
if (is_4GB()) {
/* 4GB mode: emi_addr = phy_addr & 0xffff */
start = EMI_PHY_OFFSET & 0xffff;
end = EMI_PHY_OFFSET & 0xffff;
} else {
/* non-4GB mode: emi_addr = phy_addr - MEM_OFFSET */
start = start - EMI_PHY_OFFSET;
end = end - EMI_PHY_OFFSET;
}
/*Address 64KB alignment*/
start = start >> 16;
end = end >> 16;
switch (region) {
case 0:
mmio_write_32(EMI_MPU_APC0, 0);
mmio_write_32(EMI_MPU_SA0, start);
mmio_write_32(EMI_MPU_EA0, end);
mmio_write_32(EMI_MPU_APC0, access_permission);
break;
case 1:
mmio_write_32(EMI_MPU_APC1, 0);
mmio_write_32(EMI_MPU_SA1, start);
mmio_write_32(EMI_MPU_EA1, end);
mmio_write_32(EMI_MPU_APC1, access_permission);
break;
case 2:
mmio_write_32(EMI_MPU_APC2, 0);
mmio_write_32(EMI_MPU_SA2, start);
mmio_write_32(EMI_MPU_EA2, end);
mmio_write_32(EMI_MPU_APC2, access_permission);
break;
case 3:
mmio_write_32(EMI_MPU_APC3, 0);
mmio_write_32(EMI_MPU_SA3, start);
mmio_write_32(EMI_MPU_EA3, end);
mmio_write_32(EMI_MPU_APC3, access_permission);
break;
case 4:
mmio_write_32(EMI_MPU_APC4, 0);
mmio_write_32(EMI_MPU_SA4, start);
mmio_write_32(EMI_MPU_EA4, end);
mmio_write_32(EMI_MPU_APC4, access_permission);
break;
case 5:
mmio_write_32(EMI_MPU_APC5, 0);
mmio_write_32(EMI_MPU_SA5, start);
mmio_write_32(EMI_MPU_EA5, end);
mmio_write_32(EMI_MPU_APC5, access_permission);
break;
case 6:
mmio_write_32(EMI_MPU_APC6, 0);
mmio_write_32(EMI_MPU_SA6, start);
mmio_write_32(EMI_MPU_EA6, end);
mmio_write_32(EMI_MPU_APC6, access_permission);
break;
case 7:
mmio_write_32(EMI_MPU_APC7, 0);
mmio_write_32(EMI_MPU_SA7, start);
mmio_write_32(EMI_MPU_EA7, end);
mmio_write_32(EMI_MPU_APC7, access_permission);
break;
default:
ret = -1;
break;
}
return ret;
}
void dump_emi_mpu_regions(void)
{
unsigned int apc, sa, ea;
unsigned int apc_addr = EMI_MPU_APC0;
unsigned int sa_addr = EMI_MPU_SA0;
unsigned int ea_addr = EMI_MPU_EA0;
int i;
for (i = 0; i < 8; ++i) {
apc = mmio_read_32(apc_addr + i * 4);
sa = mmio_read_32(sa_addr + i * 4);
ea = mmio_read_32(ea_addr + i * 4);
WARN("region %d:\n", i);
WARN("\tapc:0x%x, sa:0x%x, ea:0x%x\n", apc, sa, ea);
}
}
void emi_mpu_init(void)
{
/* Set permission */
emi_mpu_set_region_protection(0x40000000UL, 0x4FFFFFFFUL, 0,
(FORBIDDEN << 3 | FORBIDDEN << 6));
emi_mpu_set_region_protection(0x50000000UL, 0x528FFFFFUL, 1,
(FORBIDDEN << 6));
emi_mpu_set_region_protection(0x52900000UL, 0x5FFFFFFFUL, 2,
(FORBIDDEN << 3 | FORBIDDEN << 6));
emi_mpu_set_region_protection(0x60000000UL, 0x7FFFFFFFUL, 3,
(FORBIDDEN << 3 | FORBIDDEN << 6));
emi_mpu_set_region_protection(0x80000000UL, 0x9FFFFFFFUL, 4,
(FORBIDDEN << 3 | FORBIDDEN << 6));
emi_mpu_set_region_protection(0xA0000000UL, 0xBFFFFFFFUL, 5,
(FORBIDDEN << 3 | FORBIDDEN << 6));
emi_mpu_set_region_protection(0xC0000000UL, 0xDFFFFFFFUL, 6,
(FORBIDDEN << 3 | FORBIDDEN << 6));
emi_mpu_set_region_protection(0xE0000000UL, 0xFFFFFFFFUL, 7,
(FORBIDDEN << 3 | FORBIDDEN << 6));
dump_emi_mpu_regions();
}
plat/mediatek/mt8183/drivers/emi_mpu/emi_mpu.h 0 → 100644
View file @ 82d8d4ab
/*
* Copyright (c) 2019, ARM Limited and Contributors. All rights reserved.
*
* SPDX-License-Identifier: BSD-3-Clause
*/
#ifndef __EMI_MPU_H
#define __EMI_MPU_H
#include <platform_def.h>
#define EMI_MPUP (EMI_BASE + 0x01D8)
#define EMI_MPUQ (EMI_BASE + 0x01E0)
#define EMI_MPUR (EMI_BASE + 0x01E8)
#define EMI_MPUS (EMI_BASE + 0x01F0)
#define EMI_MPUT (EMI_BASE + 0x01F8)
#define EMI_MPUY (EMI_BASE + 0x0220)
#define EMI_MPU_CTRL (EMI_MPU_BASE + 0x0000)
#define EMI_MPUD0_ST (EMI_BASE + 0x0160)
#define EMI_MPUD1_ST (EMI_BASE + 0x0164)
#define EMI_MPUD2_ST (EMI_BASE + 0x0168)
#define EMI_MPUD3_ST (EMI_BASE + 0x016C)
#define EMI_MPUD0_ST2 (EMI_BASE + 0x0200)
#define EMI_MPUD1_ST2 (EMI_BASE + 0x0204)
#define EMI_MPUD2_ST2 (EMI_BASE + 0x0208)
#define EMI_MPUD3_ST2 (EMI_BASE + 0x020C)
#define EMI_PHY_OFFSET (0x40000000UL)
#define EIGHT_DOMAIN
#define NO_PROTECTION (0)
#define SEC_RW (1)
#define SEC_RW_NSEC_R (2)
#define SEC_RW_NSEC_W (3)
#define SEC_R_NSEC_R (4)
#define FORBIDDEN (5)
#define SEC_R_NSEC_RW (6)
#define SECURE_OS_MPU_REGION_ID (0)
#define ATF_MPU_REGION_ID (1)
#ifdef EIGHT_DOMAIN
#define SET_ACCESS_PERMISSON(d7, d6, d5, d4, d3, d2, d1, d0) \
(((d7) << 21) | ((d6) << 18) | ((d5) << 15) | ((d4) << 12) \
| ((d3) << 9) | ((d2) << 6) | ((d1) << 3) | (d0))
#else
#define SET_ACCESS_PERMISSON(d3, d2, d1, d0) \
(((d3) << 9) | ((d2) << 6) | ((d1) << 3) | (d0))
#endif
//#define EMI_MPU_BASE (0x1020E000U)
#define EMI_MPU_SA0 (EMI_MPU_BASE + 0x100)
#define EMI_MPU_SA1 (EMI_MPU_BASE + 0x104)
#define EMI_MPU_SA2 (EMI_MPU_BASE + 0x108)
#define EMI_MPU_SA3 (EMI_MPU_BASE + 0x10C)
#define EMI_MPU_SA4 (EMI_MPU_BASE + 0x110)
#define EMI_MPU_SA5 (EMI_MPU_BASE + 0x114)
#define EMI_MPU_SA6 (EMI_MPU_BASE + 0x118)
#define EMI_MPU_SA7 (EMI_MPU_BASE + 0x11C)
#define EMI_MPU_EA0 (EMI_MPU_BASE + 0x200)
#define EMI_MPU_EA1 (EMI_MPU_BASE + 0x204)
#define EMI_MPU_EA2 (EMI_MPU_BASE + 0x208)
#define EMI_MPU_EA3 (EMI_MPU_BASE + 0x20C)
#define EMI_MPU_EA4 (EMI_MPU_BASE + 0x210)
#define EMI_MPU_EA5 (EMI_MPU_BASE + 0x214)
#define EMI_MPU_EA6 (EMI_MPU_BASE + 0x218)
#define EMI_MPU_EA7 (EMI_MPU_BASE + 0x21C)
#define EMI_MPU_APC0 (EMI_MPU_BASE + 0x300)
#define EMI_MPU_APC1 (EMI_MPU_BASE + 0x304)
#define EMI_MPU_APC2 (EMI_MPU_BASE + 0x308)
#define EMI_MPU_APC3 (EMI_MPU_BASE + 0x30C)
#define EMI_MPU_APC4 (EMI_MPU_BASE + 0x310)
#define EMI_MPU_APC5 (EMI_MPU_BASE + 0x314)
#define EMI_MPU_APC6 (EMI_MPU_BASE + 0x318)
#define EMI_MPU_APC7 (EMI_MPU_BASE + 0x31C)
#define EMI_MPU_CTRL_D0 (EMI_MPU_BASE + 0x800)
#define EMI_MPU_CTRL_D1 (EMI_MPU_BASE + 0x804)
#define EMI_MPU_CTRL_D2 (EMI_MPU_BASE + 0x808)
#define EMI_MPU_CTRL_D3 (EMI_MPU_BASE + 0x80C)
#define EMI_MPU_CTRL_D4 (EMI_MPU_BASE + 0x810)
#define EMI_MPU_CTRL_D5 (EMI_MPU_BASE + 0x814)
#define EMI_MPU_CTRL_D6 (EMI_MPU_BASE + 0x818)
#define EMI_MPU_CTRL_D7 (EMI_MPU_BASE + 0x81C)
#define EMI_MPU_MASK_D0 (EMI_MPU_BASE + 0x900)
#define EMI_MPU_MASK_D1 (EMI_MPU_BASE + 0x904)
#define EMI_MPU_MASK_D2 (EMI_MPU_BASE + 0x908)
#define EMI_MPU_MASK_D3 (EMI_MPU_BASE + 0x90C)
#define EMI_MPU_MASK_D4 (EMI_MPU_BASE + 0x910)
#define EMI_MPU_MASK_D5 (EMI_MPU_BASE + 0x914)
#define EMI_MPU_MASK_D6 (EMI_MPU_BASE + 0x918)
#define EMI_MPU_MASK_D7 (EMI_MPU_BASE + 0x91C)
int emi_mpu_set_region_protection(
unsigned long start, unsigned long end,
int region,
unsigned int access_permission);
void dump_emi_mpu_regions(void);
void emi_mpu_init(void);
#endif /* __EMI_MPU_H */
plat/mediatek/mt8183/include/platform_def.h
View file @ 82d8d4ab
...@@ -25,6 +25,7 @@ ...@@ -25,6 +25,7 @@
#define MCUCFG_BASE 0x0c530000 #define MCUCFG_BASE 0x0c530000
#define CFG_SF_CTRL 0x0c510014 #define CFG_SF_CTRL 0x0c510014
#define CFG_SF_INI 0x0c510010 #define CFG_SF_INI 0x0c510010
#define EMI_BASE (IO_PHYS + 0x219000)
#define EMI_MPU_BASE (IO_PHYS + 0x226000) #define EMI_MPU_BASE (IO_PHYS + 0x226000)
#define TRNG_base (IO_PHYS + 0x20f000) #define TRNG_base (IO_PHYS + 0x20f000)
#define MT_GIC_BASE 0x0c000000 #define MT_GIC_BASE 0x0c000000
......
plat/mediatek/mt8183/platform.mk
View file @ 82d8d4ab
...@@ -9,6 +9,8 @@ MTK_PLAT_SOC := ${MTK_PLAT}/${PLAT} ...@@ -9,6 +9,8 @@ MTK_PLAT_SOC := ${MTK_PLAT}/${PLAT}
PLAT_INCLUDES := -I${MTK_PLAT}/common/ \ PLAT_INCLUDES := -I${MTK_PLAT}/common/ \
-I${MTK_PLAT_SOC}/drivers/ \ -I${MTK_PLAT_SOC}/drivers/ \
-I${MTK_PLAT_SOC}/drivers/emi_mpu/ \
-I${MTK_PLAT_SOC}/drivers/devapc/ \
-I${MTK_PLAT_SOC}/drivers/mcdi/ \ -I${MTK_PLAT_SOC}/drivers/mcdi/ \
-I${MTK_PLAT_SOC}/drivers/spmc/ \ -I${MTK_PLAT_SOC}/drivers/spmc/ \
-I${MTK_PLAT_SOC}/drivers/gpio/ \ -I${MTK_PLAT_SOC}/drivers/gpio/ \
...@@ -46,6 +48,7 @@ BL31_SOURCES += common/desc_image_load.c \ ...@@ -46,6 +48,7 @@ BL31_SOURCES += common/desc_image_load.c \
${MTK_PLAT}/common/params_setup.c \ ${MTK_PLAT}/common/params_setup.c \
${MTK_PLAT_SOC}/aarch64/plat_helpers.S \ ${MTK_PLAT_SOC}/aarch64/plat_helpers.S \
${MTK_PLAT_SOC}/aarch64/platform_common.c \ ${MTK_PLAT_SOC}/aarch64/platform_common.c \
${MTK_PLAT_SOC}/drivers/devapc/devapc.c \
${MTK_PLAT_SOC}/drivers/mcsi/mcsi.c \ ${MTK_PLAT_SOC}/drivers/mcsi/mcsi.c \
${MTK_PLAT_SOC}/drivers/pmic/pmic.c \ ${MTK_PLAT_SOC}/drivers/pmic/pmic.c \
${MTK_PLAT_SOC}/drivers/rtc/rtc.c \ ${MTK_PLAT_SOC}/drivers/rtc/rtc.c \
...@@ -56,6 +59,7 @@ BL31_SOURCES += common/desc_image_load.c \ ...@@ -56,6 +59,7 @@ BL31_SOURCES += common/desc_image_load.c \
${MTK_PLAT_SOC}/drivers/spm/spm_suspend.c \ ${MTK_PLAT_SOC}/drivers/spm/spm_suspend.c \
${MTK_PLAT_SOC}/drivers/gpio/mtgpio.c \ ${MTK_PLAT_SOC}/drivers/gpio/mtgpio.c \
${MTK_PLAT_SOC}/drivers/uart/uart.c \ ${MTK_PLAT_SOC}/drivers/uart/uart.c \
${MTK_PLAT_SOC}/drivers/emi_mpu/emi_mpu.c \
${MTK_PLAT_SOC}/plat_pm.c \ ${MTK_PLAT_SOC}/plat_pm.c \
${MTK_PLAT_SOC}/plat_topology.c \ ${MTK_PLAT_SOC}/plat_topology.c \
${MTK_PLAT_SOC}/plat_mt_gic.c \ ${MTK_PLAT_SOC}/plat_mt_gic.c \
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment