Commit b1481cff authored by Varun Wadekar's avatar Varun Wadekar
Browse files

Tegra: disable CPUACTLR access from lower exception levels



This patch resets the macros to update the CPUACTLR_ELx to make
them generic for all exception levels.

Change-Id: I33e9b860efb543934b654a2f5d775135df7f1aa6
Signed-off-by: default avatarVarun Wadekar <vwadekar@nvidia.com>
parent e6c0da15
/* /*
* Copyright (c) 2015-2019, ARM Limited and Contributors. All rights reserved. * Copyright (c) 2015-2019, ARM Limited and Contributors. All rights reserved.
* Copyright (c) 2020, NVIDIA Corporation. All rights reserved.
* *
* SPDX-License-Identifier: BSD-3-Clause * SPDX-License-Identifier: BSD-3-Clause
*/ */
...@@ -18,21 +19,16 @@ ...@@ -18,21 +19,16 @@
/******************************************************************************* /*******************************************************************************
* Implementation defined ACTLR_EL3 bit definitions * Implementation defined ACTLR_EL3 bit definitions
******************************************************************************/ ******************************************************************************/
#define ACTLR_EL3_L2ACTLR_BIT (U(1) << 6) #define ACTLR_ELx_L2ACTLR_BIT (U(1) << 6)
#define ACTLR_EL3_L2ECTLR_BIT (U(1) << 5) #define ACTLR_ELx_L2ECTLR_BIT (U(1) << 5)
#define ACTLR_EL3_L2CTLR_BIT (U(1) << 4) #define ACTLR_ELx_L2CTLR_BIT (U(1) << 4)
#define ACTLR_EL3_CPUECTLR_BIT (U(1) << 1) #define ACTLR_ELx_CPUECTLR_BIT (U(1) << 1)
#define ACTLR_EL3_CPUACTLR_BIT (U(1) << 0) #define ACTLR_ELx_CPUACTLR_BIT (U(1) << 0)
#define ACTLR_EL3_ENABLE_ALL_MASK (ACTLR_EL3_L2ACTLR_BIT | \ #define ACTLR_ELx_ENABLE_ALL_ACCESS (ACTLR_ELx_L2ACTLR_BIT | \
ACTLR_EL3_L2ECTLR_BIT | \ ACTLR_ELx_L2ECTLR_BIT | \
ACTLR_EL3_L2CTLR_BIT | \ ACTLR_ELx_L2CTLR_BIT | \
ACTLR_EL3_CPUECTLR_BIT | \ ACTLR_ELx_CPUECTLR_BIT | \
ACTLR_EL3_CPUACTLR_BIT) ACTLR_ELx_CPUACTLR_BIT)
#define ACTLR_EL3_ENABLE_ALL_ACCESS (ACTLR_EL3_L2ACTLR_BIT | \
ACTLR_EL3_L2ECTLR_BIT | \
ACTLR_EL3_L2CTLR_BIT | \
ACTLR_EL3_CPUECTLR_BIT | \
ACTLR_EL3_CPUACTLR_BIT)
/* Global functions */ /* Global functions */
.globl plat_is_my_cpu_primary .globl plat_is_my_cpu_primary
...@@ -93,15 +89,11 @@ ...@@ -93,15 +89,11 @@
* ------------------------------------------------------- * -------------------------------------------------------
*/ */
mrs x0, actlr_el3 mrs x0, actlr_el3
mov x1, #ACTLR_EL3_ENABLE_ALL_MASK mov x1, #ACTLR_ELx_ENABLE_ALL_ACCESS
bic x0, x0, x1
mov x1, #ACTLR_EL3_ENABLE_ALL_ACCESS
orr x0, x0, x1 orr x0, x0, x1
msr actlr_el3, x0 msr actlr_el3, x0
mrs x0, actlr_el2 mrs x0, actlr_el2
mov x1, #ACTLR_EL3_ENABLE_ALL_MASK mov x1, #ACTLR_ELx_ENABLE_ALL_ACCESS
bic x0, x0, x1
mov x1, #ACTLR_EL3_ENABLE_ALL_ACCESS
orr x0, x0, x1 orr x0, x0, x1
msr actlr_el2, x0 msr actlr_el2, x0
isb isb
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment