Commit e0f924a5 authored by Max Shvetsov's avatar Max Shvetsov
Browse files

SPMD: [tegra] rename el1_sys_regs structure to sys_regs



Renamed the structure according to a SPMD refactoring
introduced in <c585d07aa> since this structure is used
to service both EL1 and EL2 as opposed to serving only EL1.

Change-Id: I23b7c089e53f617157a4b4e6443acce50d85c3b5
Signed-off-by: default avatarMax Shvetsov <maksims.svecovs@arm.com>
parent 2825946e
/* /*
* Copyright (c) 2016-2018, ARM Limited and Contributors. All rights reserved. * Copyright (c) 2016-2020, ARM Limited and Contributors. All rights reserved.
* *
* SPDX-License-Identifier: BSD-3-Clause * SPDX-License-Identifier: BSD-3-Clause
*/ */
...@@ -155,7 +155,7 @@ int32_t tegra_fiq_get_intr_context(void) ...@@ -155,7 +155,7 @@ int32_t tegra_fiq_get_intr_context(void)
{ {
cpu_context_t *ctx = cm_get_context(NON_SECURE); cpu_context_t *ctx = cm_get_context(NON_SECURE);
gp_regs_t *gpregs_ctx = get_gpregs_ctx(ctx); gp_regs_t *gpregs_ctx = get_gpregs_ctx(ctx);
const el1_sys_regs_t *el1state_ctx = get_sysregs_ctx(ctx); const el1_sysregs_t *el1state_ctx = get_el1_sysregs_ctx(ctx);
uint32_t cpu = plat_my_core_pos(); uint32_t cpu = plat_my_core_pos();
uint64_t val; uint64_t val;
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment