cortex_a57.S 9.16 KB
Newer Older
1
/*
2
 * Copyright (c) 2014-2016, ARM Limited and Contributors. All rights reserved.
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * Redistributions of source code must retain the above copyright notice, this
 * list of conditions and the following disclaimer.
 *
 * Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * Neither the name of ARM nor the names of its contributors may be used
 * to endorse or promote products derived from this software without specific
 * prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */
#include <arch.h>
31
#include <asm_macros.S>
32
#include <assert_macros.S>
33
#include <bl_common.h>
34
#include <cortex_a57.h>
35
#include <cpu_macros.S>
36
#include <debug.h>
37
#include <plat_macros.S>
38

39
40
41
42
43
44
45
46
47
48
	/* ---------------------------------------------
	 * Disable L1 data cache and unified L2 cache
	 * ---------------------------------------------
	 */
func cortex_a57_disable_dcache
	mrs	x1, sctlr_el3
	bic	x1, x1, #SCTLR_C_BIT
	msr	sctlr_el3, x1
	isb
	ret
49
endfunc cortex_a57_disable_dcache
50
51
52
53
54
55
56
57
58
59
60
61
62

	/* ---------------------------------------------
	 * Disable all types of L2 prefetches.
	 * ---------------------------------------------
	 */
func cortex_a57_disable_l2_prefetch
	mrs	x0, CPUECTLR_EL1
	orr	x0, x0, #CPUECTLR_DIS_TWD_ACC_PFTCH_BIT
	mov	x1, #CPUECTLR_L2_IPFTCH_DIST_MASK
	orr	x1, x1, #CPUECTLR_L2_DPFTCH_DIST_MASK
	bic	x0, x0, x1
	msr	CPUECTLR_EL1, x0
	isb
63
	dsb	ish
64
	ret
65
endfunc cortex_a57_disable_l2_prefetch
66
67
68
69
70
71
72
73
74
75

	/* ---------------------------------------------
	 * Disable intra-cluster coherency
	 * ---------------------------------------------
	 */
func cortex_a57_disable_smp
	mrs	x0, CPUECTLR_EL1
	bic	x0, x0, #CPUECTLR_SMP_BIT
	msr	CPUECTLR_EL1, x0
	ret
76
endfunc cortex_a57_disable_smp
77
78
79
80
81
82
83
84
85
86
87

	/* ---------------------------------------------
	 * Disable debug interfaces
	 * ---------------------------------------------
	 */
func cortex_a57_disable_ext_debug
	mov	x0, #1
	msr	osdlr_el1, x0
	isb
	dsb	sy
	ret
88
endfunc cortex_a57_disable_ext_debug
89

90
91
92
93
94
	/* --------------------------------------------------
	 * Errata Workaround for Cortex A57 Errata #806969.
	 * This applies only to revision r0p0 of Cortex A57.
	 * Inputs:
	 * x0: variant[4:7] and revision[0:3] of current cpu.
95
	 * Clobbers : x0 - x5
96
	 * --------------------------------------------------
97
	 */
98
99
100
101
102
func errata_a57_806969_wa
	/*
	 * Compare x0 against revision r0p0
	 */
	cbz	x0, apply_806969
103
#if LOG_LEVEL >= LOG_LEVEL_VERBOSE
104
105
106
	b	print_revision_warning
#else
	ret
107
#endif
108
109
apply_806969:
	mrs	x1, CPUACTLR_EL1
110
	orr	x1, x1, #CPUACTLR_NO_ALLOC_WBWA
111
112
	msr	CPUACTLR_EL1, x1
	ret
113
endfunc errata_a57_806969_wa
114
115
116
117
118
119
120


	/* ---------------------------------------------------
	 * Errata Workaround for Cortex A57 Errata #813420.
	 * This applies only to revision r0p0 of Cortex A57.
	 * Inputs:
	 * x0: variant[4:7] and revision[0:3] of current cpu.
121
	 * Clobbers : x0 - x5
122
123
124
125
126
127
128
	 * ---------------------------------------------------
	 */
func errata_a57_813420_wa
	/*
	 * Compare x0 against revision r0p0
	 */
	cbz	x0, apply_813420
129
#if LOG_LEVEL >= LOG_LEVEL_VERBOSE
130
131
132
	b	print_revision_warning
#else
	ret
133
#endif
134
135
apply_813420:
	mrs	x1, CPUACTLR_EL1
136
	orr	x1, x1, #CPUACTLR_DCC_AS_DCCI
137
138
	msr	CPUACTLR_EL1, x1
	ret
139
endfunc errata_a57_813420_wa
140

141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
	/* --------------------------------------------------------------------
	 * Disable the over-read from the LDNP instruction.
	 *
	 * This applies to all revisions <= r1p2. The performance degradation
	 * observed with LDNP/STNP has been fixed on r1p3 and onwards.
	 *
	 * Inputs:
	 * x0: variant[4:7] and revision[0:3] of current cpu.
	 * Clobbers : x0 - x5, x30
	 * ---------------------------------------------------------------------
	 */
func a57_disable_ldnp_overread
	/*
	 * Compare x0 against revision r1p2
	 */
	cmp	x0, #0x12
	b.ls	disable_hint
158
#if LOG_LEVEL >= LOG_LEVEL_VERBOSE
159
160
161
162
163
164
165
166
167
168
169
	b	print_revision_warning
#else
	ret
#endif
disable_hint:
	mrs	x1, CPUACTLR_EL1
	orr	x1, x1, #CPUACTLR_DIS_OVERREAD
	msr	CPUACTLR_EL1, x1
	ret
endfunc a57_disable_ldnp_overread

170
171
	/* -------------------------------------------------
	 * The CPU Ops reset function for Cortex-A57.
172
	 * Clobbers: x0-x5, x15, x19, x30
173
174
175
176
177
178
179
180
	 * -------------------------------------------------
	 */
func cortex_a57_reset_func
	mov	x19, x30
	mrs	x0, midr_el1

	/*
	 * Extract the variant[20:23] and revision[0:3] from x0
181
182
183
	 * and pack it in x15[0:7] as variant[4:7] and revision[0:3].
	 * First extract x0[16:23] to x15[0:7] and zero fill the rest.
	 * Then extract x0[0:3] into x15[0:3] retaining other bits.
184
	 */
185
186
	ubfx	x15, x0, #(MIDR_VAR_SHIFT - MIDR_REV_BITS), #(MIDR_REV_BITS + MIDR_VAR_BITS)
	bfxil	x15, x0, #MIDR_REV_SHIFT, #MIDR_REV_BITS
187
188

#if ERRATA_A57_806969
189
	mov	x0, x15
190
	bl	errata_a57_806969_wa
191
192
#endif

193
#if ERRATA_A57_813420
194
	mov	x0, x15
195
196
	bl	errata_a57_813420_wa
#endif
197

198
199
200
201
202
#if A57_DISABLE_NON_TEMPORAL_HINT
	mov	x0, x15
	bl	a57_disable_ldnp_overread
#endif

203
	/* ---------------------------------------------
204
	 * Enable the SMP bit.
205
206
	 * ---------------------------------------------
	 */
207
	mrs	x0, CPUECTLR_EL1
208
	orr	x0, x0, #CPUECTLR_SMP_BIT
209
	msr	CPUECTLR_EL1, x0
210
	isb
211
	ret	x19
212
endfunc cortex_a57_reset_func
213

214
215
216
217
	/* ----------------------------------------------------
	 * The CPU Ops core power down function for Cortex-A57.
	 * ----------------------------------------------------
	 */
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
func cortex_a57_core_pwr_dwn
	mov	x18, x30

	/* ---------------------------------------------
	 * Turn off caches.
	 * ---------------------------------------------
	 */
	bl	cortex_a57_disable_dcache

	/* ---------------------------------------------
	 * Disable the L2 prefetches.
	 * ---------------------------------------------
	 */
	bl	cortex_a57_disable_l2_prefetch

	/* ---------------------------------------------
234
	 * Flush L1 caches.
235
236
237
	 * ---------------------------------------------
	 */
	mov	x0, #DCCISW
238
	bl	dcsw_op_level1
239
240
241
242
243
244
245
246
247
248
249
250
251

	/* ---------------------------------------------
	 * Come out of intra cluster coherency
	 * ---------------------------------------------
	 */
	bl	cortex_a57_disable_smp

	/* ---------------------------------------------
	 * Force the debug interfaces to be quiescent
	 * ---------------------------------------------
	 */
	mov	x30, x18
	b	cortex_a57_disable_ext_debug
252
endfunc cortex_a57_core_pwr_dwn
253

254
255
256
257
	/* -------------------------------------------------------
	 * The CPU Ops cluster power down function for Cortex-A57.
	 * -------------------------------------------------------
	 */
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
func cortex_a57_cluster_pwr_dwn
	mov	x18, x30

	/* ---------------------------------------------
	 * Turn off caches.
	 * ---------------------------------------------
	 */
	bl	cortex_a57_disable_dcache

	/* ---------------------------------------------
	 * Disable the L2 prefetches.
	 * ---------------------------------------------
	 */
	bl	cortex_a57_disable_l2_prefetch

273
#if !SKIP_A57_L1_FLUSH_PWR_DWN
274
275
276
277
278
279
	/* -------------------------------------------------
	 * Flush the L1 caches.
	 * -------------------------------------------------
	 */
	mov	x0, #DCCISW
	bl	dcsw_op_level1
280
#endif
281
282
283
284
285
286
	/* ---------------------------------------------
	 * Disable the optional ACP.
	 * ---------------------------------------------
	 */
	bl	plat_disable_acp

287
288
289
	/* -------------------------------------------------
	 * Flush the L2 caches.
	 * -------------------------------------------------
290
291
	 */
	mov	x0, #DCCISW
292
	bl	dcsw_op_level2
293
294
295
296
297
298
299
300
301
302
303
304
305

	/* ---------------------------------------------
	 * Come out of intra cluster coherency
	 * ---------------------------------------------
	 */
	bl	cortex_a57_disable_smp

	/* ---------------------------------------------
	 * Force the debug interfaces to be quiescent
	 * ---------------------------------------------
	 */
	mov	x30, x18
	b	cortex_a57_disable_ext_debug
306
endfunc cortex_a57_cluster_pwr_dwn
307

308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
	/* ---------------------------------------------
	 * This function provides cortex_a57 specific
	 * register information for crash reporting.
	 * It needs to return with x6 pointing to
	 * a list of register names in ascii and
	 * x8 - x15 having values of registers to be
	 * reported.
	 * ---------------------------------------------
	 */
.section .rodata.cortex_a57_regs, "aS"
cortex_a57_regs:  /* The ascii list of register names to be reported */
	.asciz	"cpuectlr_el1", ""

func cortex_a57_cpu_reg_dump
	adr	x6, cortex_a57_regs
	mrs	x8, CPUECTLR_EL1
	ret
325
endfunc cortex_a57_cpu_reg_dump
326
327


328
declare_cpu_ops cortex_a57, CORTEX_A57_MIDR