platform.mk 1.93 KB
Newer Older
1
#
2
# Copyright (c) 2018-2020, ARM Limited and Contributors. All rights reserved.
3
4
5
6
7
8
#
# SPDX-License-Identifier: BSD-3-Clause
#

include plat/arm/css/sgi/sgi-common.mk

9
RDN1EDGE_BASE		=	plat/arm/board/rdn1edge
10

11
PLAT_INCLUDES		+=	-I${RDN1EDGE_BASE}/include/
12

13
SGI_CPU_SOURCES		:=	lib/cpus/aarch64/neoverse_n1.S
14

15
16
BL1_SOURCES		+=	${SGI_CPU_SOURCES}			\
				${RDN1EDGE_BASE}/rdn1edge_err.c
17

18
19
BL2_SOURCES		+=	${RDN1EDGE_BASE}/rdn1edge_plat.c	\
				${RDN1EDGE_BASE}/rdn1edge_security.c	\
20
				${RDN1EDGE_BASE}/rdn1edge_err.c		\
21
22
				drivers/arm/tzc/tzc_dmc620.c		\
				lib/utils/mem_region.c			\
23
24
25
				plat/arm/common/arm_nor_psci_mem_protect.c

BL31_SOURCES		+=	${SGI_CPU_SOURCES}			\
26
				${RDN1EDGE_BASE}/rdn1edge_plat.c	\
27
				${RDN1EDGE_BASE}/rdn1edge_topology.c	\
28
				drivers/cfi/v2m/v2m_flash.c		\
29
				drivers/arm/gic/v3/gic600_multichip.c	\
30
31
32
				lib/utils/mem_region.c			\
				plat/arm/common/arm_nor_psci_mem_protect.c

33
34
35
36
37
ifeq (${TRUSTED_BOARD_BOOT}, 1)
BL1_SOURCES		+=	${RDN1EDGE_BASE}/rdn1edge_trusted_boot.c
BL2_SOURCES		+=	${RDN1EDGE_BASE}/rdn1edge_trusted_boot.c
endif

38
# Enable dynamic addition of MMAP regions in BL31
39
BL31_CPPFLAGS		+=	-DPLAT_XLAT_TABLES_DYNAMIC=1
40

41
# Add the FDT_SOURCES and options for Dynamic Config
42
43
FDT_SOURCES		+=	${RDN1EDGE_BASE}/fdts/${PLAT}_fw_config.dts
TB_FW_CONFIG		:=	${BUILD_PLAT}/fdts/${PLAT}_fw_config.dtb
44
45
46
47

# Add the TB_FW_CONFIG to FIP and specify the same to certtool
$(eval $(call TOOL_ADD_PAYLOAD,${TB_FW_CONFIG},--tb-fw-config))

48
FDT_SOURCES		+=	${RDN1EDGE_BASE}/fdts/${PLAT}_nt_fw_config.dts
49
NT_FW_CONFIG		:=	${BUILD_PLAT}/fdts/${PLAT}_nt_fw_config.dtb
50

51
52
# Add the NT_FW_CONFIG to FIP and specify the same to certtool
$(eval $(call TOOL_ADD_PAYLOAD,${NT_FW_CONFIG},--nt-fw-config))
53

54
55
56
$(eval $(call CREATE_SEQ,SEQ,2))
ifneq ($(CSS_SGI_CHIP_COUNT),$(filter $(CSS_SGI_CHIP_COUNT),$(SEQ)))
 $(error  "Chip count for RDN1Edge platform should be one of $(SEQ), currently \
57
   set to ${CSS_SGI_CHIP_COUNT}.")
58
59
endif

60
override CTX_INCLUDE_AARCH32_REGS	:= 0