platform.mk 1.94 KB
Newer Older
1
#
2
# Copyright (c) 2018-2020, ARM Limited and Contributors. All rights reserved.
3
4
5
6
#
# SPDX-License-Identifier: BSD-3-Clause
#

7
8
9
# GIC-600 configuration
GICV3_IMPL_GIC600_MULTICHIP	:=	1

10
11
include plat/arm/css/sgi/sgi-common.mk

12
RDN1EDGE_BASE		=	plat/arm/board/rdn1edge
13

14
PLAT_INCLUDES		+=	-I${RDN1EDGE_BASE}/include/
15

16
SGI_CPU_SOURCES		:=	lib/cpus/aarch64/neoverse_n1.S
17

18
19
BL1_SOURCES		+=	${SGI_CPU_SOURCES}			\
				${RDN1EDGE_BASE}/rdn1edge_err.c
20

21
22
BL2_SOURCES		+=	${RDN1EDGE_BASE}/rdn1edge_plat.c	\
				${RDN1EDGE_BASE}/rdn1edge_security.c	\
23
				${RDN1EDGE_BASE}/rdn1edge_err.c		\
24
25
				drivers/arm/tzc/tzc_dmc620.c		\
				lib/utils/mem_region.c			\
26
27
28
				plat/arm/common/arm_nor_psci_mem_protect.c

BL31_SOURCES		+=	${SGI_CPU_SOURCES}			\
29
				${RDN1EDGE_BASE}/rdn1edge_plat.c	\
30
				${RDN1EDGE_BASE}/rdn1edge_topology.c	\
31
32
33
34
				drivers/cfi/v2m/v2m_flash.c		\
				lib/utils/mem_region.c			\
				plat/arm/common/arm_nor_psci_mem_protect.c

35
36
37
38
39
ifeq (${TRUSTED_BOARD_BOOT}, 1)
BL1_SOURCES		+=	${RDN1EDGE_BASE}/rdn1edge_trusted_boot.c
BL2_SOURCES		+=	${RDN1EDGE_BASE}/rdn1edge_trusted_boot.c
endif

40
41
42
# Enable dynamic addition of MMAP regions in BL31
BL31_CFLAGS		+=	-DPLAT_XLAT_TABLES_DYNAMIC=1

43
# Add the FDT_SOURCES and options for Dynamic Config
44
45
FDT_SOURCES		+=	${RDN1EDGE_BASE}/fdts/${PLAT}_fw_config.dts
TB_FW_CONFIG		:=	${BUILD_PLAT}/fdts/${PLAT}_fw_config.dtb
46
47
48
49

# Add the TB_FW_CONFIG to FIP and specify the same to certtool
$(eval $(call TOOL_ADD_PAYLOAD,${TB_FW_CONFIG},--tb-fw-config))

50
FDT_SOURCES		+=	${RDN1EDGE_BASE}/fdts/${PLAT}_nt_fw_config.dts
51
NT_FW_CONFIG		:=	${BUILD_PLAT}/fdts/${PLAT}_nt_fw_config.dtb
52

53
54
# Add the NT_FW_CONFIG to FIP and specify the same to certtool
$(eval $(call TOOL_ADD_PAYLOAD,${NT_FW_CONFIG},--nt-fw-config))
55

56
57
58
$(eval $(call CREATE_SEQ,SEQ,2))
ifneq ($(CSS_SGI_CHIP_COUNT),$(filter $(CSS_SGI_CHIP_COUNT),$(SEQ)))
 $(error  "Chip count for RDN1Edge platform should be one of $(SEQ), currently \
59
   set to ${CSS_SGI_CHIP_COUNT}.")
60
61
endif

62
override CTX_INCLUDE_AARCH32_REGS	:= 0