bpmp.h 2.98 KB
Newer Older
1
2
3
4
5
6
7
8
9
10
11
12
/*
 * Copyright (c) 2017, ARM Limited and Contributors. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#ifndef BPMP_H
#define BPMP_H

#include <stdint.h>

/* macro to enable clock to the Atomics block */
13
#define CAR_ENABLE_ATOMICS	(1U << 16)
14
15

/* command to get the channel base addresses from bpmp */
16
#define ATOMIC_CMD_GET		4U
17
18

/* Hardware IRQ # used to signal bpmp of an incoming command */
19
#define INT_SHR_SEM_OUTBOX_FULL	6U
20
21

/* macros to decode the bpmp's state */
22
23
24
#define CH_MASK(ch)		((uint32_t)0x3 << ((ch) * 2U))
#define MA_FREE(ch)		((uint32_t)0x2 << ((ch) * 2U))
#define MA_ACKD(ch)		((uint32_t)0x3 << ((ch) * 2U))
25
26

/* response from bpmp to indicate it has powered up */
27
#define SIGN_OF_LIFE		0xAAAAAAAAU
28
29

/* flags to indicate bpmp driver's state */
30
#define BPMP_NOT_PRESENT	0xF00DBEEFU
31
32
#define BPMP_INIT_COMPLETE	0xBEEFF00DU
#define BPMP_INIT_PENDING	0xDEADBEEFU
33
#define BPMP_SUSPEND_ENTRY	0xF00DCAFEU
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68

/* requests serviced by the bpmp */
#define MRQ_PING		0
#define MRQ_QUERY_TAG		1
#define MRQ_DO_IDLE		2
#define MRQ_TOLERATE_IDLE	3
#define MRQ_MODULE_LOAD		4
#define MRQ_MODULE_UNLOAD	5
#define MRQ_SWITCH_CLUSTER	6
#define MRQ_TRACE_MODIFY	7
#define MRQ_WRITE_TRACE		8
#define MRQ_THREADED_PING	9
#define MRQ_CPUIDLE_USAGE	10
#define MRQ_MODULE_MAIL		11
#define MRQ_SCX_ENABLE		12
#define MRQ_BPMPIDLE_USAGE	14
#define MRQ_HEAP_USAGE		15
#define MRQ_SCLK_SKIP_SET_RATE	16
#define MRQ_ENABLE_SUSPEND	17
#define MRQ_PASR_MASK		18
#define MRQ_DEBUGFS		19
#define MRQ_THERMAL		27

/* Tegra PM states as known to BPMP */
#define TEGRA_PM_CC1		9
#define TEGRA_PM_CC4		12
#define TEGRA_PM_CC6		14
#define TEGRA_PM_CC7		15
#define TEGRA_PM_SC1		17
#define TEGRA_PM_SC2		18
#define TEGRA_PM_SC3		19
#define TEGRA_PM_SC4		20
#define TEGRA_PM_SC7		23

/* flag to indicate if entry into a CCx power state is allowed */
69
#define BPMP_CCx_ALLOWED	0U
70
71
72
73
74

/* number of communication channels to interact with the bpmp */
#define NR_CHANNELS		4U

/* flag to ask bpmp to acknowledge command packet */
75
76
#define NO_ACK			(0U << 0U)
#define DO_ACK			(1U << 0U)
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110

/* size of the command/response data */
#define MSG_DATA_MAX_SZ		120U

/**
 * command/response packet to/from the bpmp
 *
 * command
 * -------
 * code: MRQ_* command
 * flags: DO_ACK or NO_ACK
 * data:
 * 	[0] = cpu #
 * 	[1] = cluster power state (TEGRA_PM_CCx)
 * 	[2] = system power state (TEGRA_PM_SCx)
 *
 * response
 * ---------
 * code: error code
 * flags: not used
 * data:
 * 	[0-3] = response value
 */
typedef struct mb_data {
	int32_t code;
	uint32_t flags;
	uint8_t data[MSG_DATA_MAX_SZ];
} mb_data_t;

/**
 * Function to initialise the interface with the bpmp
 */
int tegra_bpmp_init(void);

111
112
113
114
115
116
117
118
119
120
/**
 * Function to suspend the interface with the bpmp
 */
void tegra_bpmp_suspend(void);

/**
 * Function to resume the interface with the bpmp
 */
void tegra_bpmp_resume(void);

121
122
123
124
125
126
127
/**
 * Handler to send a MRQ_* command to the bpmp
 */
int32_t tegra_bpmp_send_receive_atomic(int mrq, const void *ob_data, int ob_sz,
		void *ib_data, int ib_sz);

#endif /* BPMP_H */