allwinner-common.mk 1.96 KB
Newer Older
1
#
2
# Copyright (c) 2017-2019, ARM Limited and Contributors. All rights reserved.
3
4
5
6
7
#
# SPDX-License-Identifier: BSD-3-Clause
#

include lib/xlat_tables_v2/xlat_tables.mk
8
9
include lib/libfdt/libfdt.mk
include drivers/arm/gic/v2/gicv2.mk
10
11
12

AW_PLAT			:=	plat/allwinner

13
PLAT_INCLUDES		:=	-Iinclude/plat/arm/common/aarch64	\
14
15
16
				-I${AW_PLAT}/common/include		\
				-I${AW_PLAT}/${PLAT}/include

17
PLAT_BL_COMMON_SOURCES	:=	drivers/ti/uart/${ARCH}/16550_console.S	\
18
19
20
21
				${XLAT_TABLES_LIB_SRCS}			\
				${AW_PLAT}/common/plat_helpers.S	\
				${AW_PLAT}/common/sunxi_common.c

22
BL31_SOURCES		+=	drivers/allwinner/axp/common.c		\
23
				drivers/allwinner/sunxi_msgbox.c	\
24
				drivers/arm/css/scpi/css_scpi.c		\
25
				${GICV2_SOURCES}			\
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
				drivers/delay_timer/delay_timer.c	\
				drivers/delay_timer/generic_delay_timer.c \
				lib/cpus/${ARCH}/cortex_a53.S		\
				plat/common/plat_gicv2.c		\
				plat/common/plat_psci_common.c		\
				${AW_PLAT}/common/sunxi_bl31_setup.c	\
				${AW_PLAT}/common/sunxi_cpu_ops.c	\
				${AW_PLAT}/common/sunxi_pm.c		\
				${AW_PLAT}/${PLAT}/sunxi_power.c	\
				${AW_PLAT}/common/sunxi_security.c	\
				${AW_PLAT}/common/sunxi_topology.c

# The bootloader is guaranteed to only run on CPU 0 by the boot ROM.
COLD_BOOT_SINGLE_CPU		:=	1

41
42
43
44
45
46
# Do not enable SPE (not supported on ARM v8.0).
ENABLE_SPE_FOR_LOWER_ELS	:=	0

# Do not enable SVE (not supported on ARM v8.0).
ENABLE_SVE_FOR_NS		:=	0

47
48
49
50
# Enable workarounds for Cortex-A53 errata. Allwinner uses at least r0p4.
ERRATA_A53_835769		:=	1
ERRATA_A53_843419		:=	1
ERRATA_A53_855873		:=	1
51
ERRATA_A53_1530924		:=	1
52
53
54
55
56
57
58

# The reset vector can be changed for each CPU.
PROGRAMMABLE_RESET_ADDRESS	:=	1

# Allow mapping read-only data as execute-never.
SEPARATE_CODE_AND_RODATA	:=	1

59
60
61
# Put NOBITS memory in SRAM A1, overwriting U-Boot's SPL.
SEPARATE_NOBITS_REGION		:=	1

62
63
# BL31 gets loaded alongside BL33 (U-Boot) by U-Boot's SPL
RESET_TO_BL31			:=	1
64

65
66
# This platform is single-cluster and does not require coherency setup.
WARMBOOT_ENABLE_DCACHE_EARLY	:=	1