arm_tzc400.c 2.17 KB
Newer Older
1
2
3
/*
 * Copyright (c) 2014-2015, ARM Limited and Contributors. All rights reserved.
 *
dp-arm's avatar
dp-arm committed
4
 * SPDX-License-Identifier: BSD-3-Clause
5
6
7
8
9
10
11
12
13
14
15
16
17
18
 */

#include <arm_def.h>
#include <debug.h>
#include <platform_def.h>
#include <tzc400.h>


/* Weak definitions may be overridden in specific ARM standard platform */
#pragma weak plat_arm_security_setup


/*******************************************************************************
 * Initialize the TrustZone Controller for ARM standard platforms.
19
20
21
22
23
24
25
 * Configure:
 *   - Region 0 with no access;
 *   - Region 1 with secure access only;
 *   - the remaining DRAM regions access from the given Non-Secure masters.
 *
 * When booting an EL3 payload, this is simplified: we configure region 0 with
 * secure access only and do not enable any other region.
26
 ******************************************************************************/
27
void arm_tzc400_setup(void)
28
29
30
{
	INFO("Configuring TrustZone Controller\n");

31
	tzc400_init(PLAT_ARM_TZC_BASE);
32
33

	/* Disable filters. */
34
	tzc400_disable_filters();
35

36
#ifndef EL3_PAYLOAD_BASE
37
	/* Region 0 set to no access by default */
38
	tzc400_configure_region0(TZC_REGION_S_NONE, 0);
39
40

	/* Region 1 set to cover Secure part of DRAM */
41
	tzc400_configure_region(PLAT_ARM_TZC_FILTERS, 1,
42
43
44
45
46
47
			ARM_AP_TZC_DRAM1_BASE, ARM_AP_TZC_DRAM1_END,
			TZC_REGION_S_RDWR,
			0);

	/* Region 2 set to cover Non-Secure access to 1st DRAM address range.
	 * Apply the same configuration to given filters in the TZC. */
48
	tzc400_configure_region(PLAT_ARM_TZC_FILTERS, 2,
49
50
51
52
53
			ARM_NS_DRAM1_BASE, ARM_NS_DRAM1_END,
			TZC_REGION_S_NONE,
			PLAT_ARM_TZC_NS_DEV_ACCESS);

	/* Region 3 set to cover Non-Secure access to 2nd DRAM address range */
54
	tzc400_configure_region(PLAT_ARM_TZC_FILTERS, 3,
55
56
57
			ARM_DRAM2_BASE, ARM_DRAM2_END,
			TZC_REGION_S_NONE,
			PLAT_ARM_TZC_NS_DEV_ACCESS);
58
59
#else
	/* Allow secure access only to DRAM for EL3 payloads. */
60
	tzc400_configure_region0(TZC_REGION_S_RDWR, 0);
61
#endif /* EL3_PAYLOAD_BASE */
62
63
64
65
66

	/*
	 * Raise an exception if a NS device tries to access secure memory
	 * TODO: Add interrupt handling support.
	 */
67
	tzc400_set_action(TZC_ACTION_ERR);
68
69

	/* Enable filters. */
70
	tzc400_enable_filters();
71
72
73
74
}

void plat_arm_security_setup(void)
{
75
	arm_tzc400_setup();
76
}