Skip to content

GitLab

Switch branch/tag
Find file Normal viewHistoryPermalink
uniphier_gicv3.c 2.5 KB
Newer Older
Masahiro Yamada's avatar
uniphier: support Socionext UniPhier platform    
Masahiro Yamada committed
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99 
/*
 * Copyright (c) 2017, ARM Limited and Contributors. All rights reserved.
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */

#include <assert.h>
#include <gicv3.h>
#include <platform.h>
#include <platform_def.h>

#include "uniphier.h"

static uintptr_t uniphier_rdistif_base_addrs[PLATFORM_CORE_COUNT];

static const unsigned int g0_interrupt_array[] = {
	8,	/* SGI0 */
	14,	/* SGI6 */
};

static const unsigned int g1s_interrupt_array[] = {
	29,	/* Timer */
	9,	/* SGI1 */
	10,	/* SGI2 */
	11,	/* SGI3 */
	12,	/* SGI4 */
	13,	/* SGI5 */
	15,	/* SGI7 */
};

static unsigned int uniphier_mpidr_to_core_pos(u_register_t mpidr)
{
	return plat_core_pos_by_mpidr(mpidr);
}

static const struct gicv3_driver_data uniphier_gic_driver_data[] = {
	[UNIPHIER_SOC_LD11] = {
		.gicd_base = 0x5fe00000,
		.gicr_base = 0x5fe40000,
		.g0_interrupt_num = ARRAY_SIZE(g0_interrupt_array),
		.g1s_interrupt_num = ARRAY_SIZE(g1s_interrupt_array),
		.g0_interrupt_array = g0_interrupt_array,
		.g1s_interrupt_array = g1s_interrupt_array,
		.rdistif_num = PLATFORM_CORE_COUNT,
		.rdistif_base_addrs = uniphier_rdistif_base_addrs,
		.mpidr_to_core_pos = uniphier_mpidr_to_core_pos,
	},
	[UNIPHIER_SOC_LD20] = {
		.gicd_base = 0x5fe00000,
		.gicr_base = 0x5fe80000,
		.g0_interrupt_num = ARRAY_SIZE(g0_interrupt_array),
		.g1s_interrupt_num = ARRAY_SIZE(g1s_interrupt_array),
		.g0_interrupt_array = g0_interrupt_array,
		.g1s_interrupt_array = g1s_interrupt_array,
		.rdistif_num = PLATFORM_CORE_COUNT,
		.rdistif_base_addrs = uniphier_rdistif_base_addrs,
		.mpidr_to_core_pos = uniphier_mpidr_to_core_pos,
	},
	[UNIPHIER_SOC_PXS3] = {
		.gicd_base = 0x5fe00000,
		.gicr_base = 0x5fe80000,
		.g0_interrupt_num = ARRAY_SIZE(g0_interrupt_array),
		.g1s_interrupt_num = ARRAY_SIZE(g1s_interrupt_array),
		.g0_interrupt_array = g0_interrupt_array,
		.g1s_interrupt_array = g1s_interrupt_array,
		.rdistif_num = PLATFORM_CORE_COUNT,
		.rdistif_base_addrs = uniphier_rdistif_base_addrs,
		.mpidr_to_core_pos = uniphier_mpidr_to_core_pos,
	},
};

void uniphier_gic_driver_init(unsigned int soc)
{
	assert(soc < ARRAY_SIZE(uniphier_gic_driver_data));

	gicv3_driver_init(&uniphier_gic_driver_data[soc]);
}

void uniphier_gic_init(void)
{
	gicv3_distif_init();
	gicv3_rdistif_init(plat_my_core_pos());
	gicv3_cpuif_enable(plat_my_core_pos());
}

void uniphier_gic_cpuif_enable(void)
{
	gicv3_cpuif_enable(plat_my_core_pos());
}

void uniphier_gic_cpuif_disable(void)
{
	gicv3_cpuif_disable(plat_my_core_pos());
}

void uniphier_gic_pcpu_init(void)
{
	gicv3_rdistif_init(plat_my_core_pos());
}