Commit 0babea93 authored by Sandrine Bailleux's avatar Sandrine Bailleux
Browse files

juno: Limit BL3-1 read/write access to SRAM

At present BL3-1 has access to all of the SRAM, including
regions that are mapped as read-only and non-cacheable by other
firmware images.

This patch restricts BL3-1 to only be able to read/write from
memory used for its own data sections

Change-Id: I32126adaa93d8e42f4cea5a8f676b3efe3eb04f6
parent 6825c058
......@@ -138,8 +138,8 @@ void bl31_platform_setup(void)
******************************************************************************/
void bl31_plat_arch_setup()
{
configure_mmu_el3(TZRAM_BASE,
TZRAM_SIZE,
configure_mmu_el3(BL31_RO_BASE,
BL31_COHERENT_RAM_LIMIT - BL31_RO_BASE,
BL31_RO_BASE,
BL31_RO_LIMIT,
BL31_COHERENT_RAM_BASE,
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment