"include/drivers/fvp_pwrc.h" did not exist on "ab2d31edbd9dea69bd1ca495e3fce0511c9d42ff"
Commit 47b098bb authored by John Tsichritzis's avatar John Tsichritzis Committed by TrustedFirmware Code Review
Browse files

Merge "Prevent pending G1S interrupt become G0 interrupt" into integration

parents 49d969bb acc29852
/* /*
* Copyright (c) 2015-2018, ARM Limited and Contributors. All rights reserved. * Copyright (c) 2015-2019, ARM Limited and Contributors. All rights reserved.
* *
* SPDX-License-Identifier: BSD-3-Clause * SPDX-License-Identifier: BSD-3-Clause
*/ */
...@@ -265,6 +265,10 @@ void gicv3_cpuif_enable(unsigned int proc_num) ...@@ -265,6 +265,10 @@ void gicv3_cpuif_enable(unsigned int proc_num)
write_scr_el3(scr_el3 & (~SCR_NS_BIT)); write_scr_el3(scr_el3 & (~SCR_NS_BIT));
isb(); isb();
/* Write the secure ICC_SRE_EL1 register */
write_icc_sre_el1(ICC_SRE_SRE_BIT);
isb();
/* Program the idle priority in the PMR */ /* Program the idle priority in the PMR */
write_icc_pmr_el1(GIC_PRI_MASK); write_icc_pmr_el1(GIC_PRI_MASK);
...@@ -274,9 +278,6 @@ void gicv3_cpuif_enable(unsigned int proc_num) ...@@ -274,9 +278,6 @@ void gicv3_cpuif_enable(unsigned int proc_num)
/* Enable Group1 Secure interrupts */ /* Enable Group1 Secure interrupts */
write_icc_igrpen1_el3(read_icc_igrpen1_el3() | write_icc_igrpen1_el3(read_icc_igrpen1_el3() |
IGRPEN1_EL3_ENABLE_G1S_BIT); IGRPEN1_EL3_ENABLE_G1S_BIT);
/* Write the secure ICC_SRE_EL1 register */
write_icc_sre_el1(ICC_SRE_SRE_BIT);
isb(); isb();
} }
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment