Skip to content

GitLab

Commit 51ca0917 authored by Mark Dykes's avatar Mark Dykes Committed by TrustedFirmware Code Review
Browse files

Merge "doc: Correct CPACR.FPEN usage" into integration

parents 47bda02c 093ba62e
Hide whitespace changes
Inline Side-by-side
docs/design/firmware-design.rst
View file @ 51ca0917
...@@ -369,7 +369,7 @@ Architectural initialization ...@@ -369,7 +369,7 @@ Architectural initialization
For AArch64, BL2 performs the minimal architectural initialization required For AArch64, BL2 performs the minimal architectural initialization required
for subsequent stages of TF-A and normal world software. EL1 and EL0 are given for subsequent stages of TF-A and normal world software. EL1 and EL0 are given
access to Floating Point and Advanced SIMD registers by clearing the access to Floating Point and Advanced SIMD registers by setting the
``CPACR.FPEN`` bits. ``CPACR.FPEN`` bits.
For AArch32, the minimal architectural initialization required for subsequent For AArch32, the minimal architectural initialization required for subsequent
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment