Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in / Register
Toggle navigation
Menu
Open sidebar
adam.huang
Arm Trusted Firmware
Commits
80003d86
Commit
80003d86
authored
Oct 07, 2019
by
Soby Mathew
Committed by
TrustedFirmware Code Review
Oct 07, 2019
Browse files
Merge "Explicitly disable the SPME bit in MDCR_EL3" into integration
parents
25792ce4
2a7adf25
Changes
1
Hide whitespace changes
Inline
Side-by-side
include/arch/aarch64/el3_common_macros.S
View file @
80003d86
...
@@ -113,11 +113,18 @@
...
@@ -113,11 +113,18 @@
*
prohibited
in
Secure
state
.
This
bit
is
RES0
in
versions
of
the
*
prohibited
in
Secure
state
.
This
bit
is
RES0
in
versions
of
the
*
architecture
earlier
than
ARMv8
.5
,
setting
it
to
1
doesn
't have any
*
architecture
earlier
than
ARMv8
.5
,
setting
it
to
1
doesn
't have any
*
effect
on
them
.
*
effect
on
them
.
*
*
MDCR_EL3
.
SPME
:
Set
to
zero
so
that
event
counting
by
the
programmable
*
counters
PMEVCNTR
<
n
>
_EL0
is
prohibited
in
Secure
state
.
If
ARMv8
.2
*
Debug
is
not
implemented
this
bit
does
not
have
any
effect
on
the
*
counters
unless
there
is
support
for
the
implementation
defined
*
authentication
interface
ExternalSecureNoninvasiveDebugEnabled
()
.
*
---------------------------------------------------------------------
*
---------------------------------------------------------------------
*/
*/
mov_imm
x0
,
((
MDCR_EL3_RESET_VAL
| MDCR_SDD_BIT |
\
mov_imm
x0
,
((
MDCR_EL3_RESET_VAL
| MDCR_SDD_BIT |
\
MDCR_SPD32
(
MDCR_SPD32_DISABLE
)
|
MDCR_SCCD_BIT
)
&
\
MDCR_SPD32
(
MDCR_SPD32_DISABLE
)
|
MDCR_SCCD_BIT
)
&
\
~(
MDCR_TDOSA_BIT
| MDCR_TDA_BIT |
MDCR_TPM_BIT
))
~(
MDCR_SPME_BIT
| MDCR_TDOSA_BIT |
MDCR_TDA_BIT
|
\
MDCR_TPM_BIT
))
msr
mdcr_el3
,
x0
msr
mdcr_el3
,
x0
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment