Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in / Register
Toggle navigation
Menu
Open sidebar
adam.huang
Arm Trusted Firmware
Commits
90a76bab
Commit
90a76bab
authored
Dec 18, 2019
by
Mark Dykes
Committed by
TrustedFirmware Code Review
Dec 18, 2019
Browse files
Merge "drivers: marvell: comphy-a3700: fix USB3 powering on when on lane 2" into integration
parents
4962385e
b662232d
Changes
1
Hide whitespace changes
Inline
Side-by-side
drivers/marvell/comphy/phy-comphy-3700.c
View file @
90a76bab
...
@@ -721,11 +721,11 @@ static int mvebu_a3700_comphy_usb3_power_on(uint8_t comphy_index,
...
@@ -721,11 +721,11 @@ static int mvebu_a3700_comphy_usb3_power_on(uint8_t comphy_index,
udelay
(
PLL_SET_DELAY_US
);
udelay
(
PLL_SET_DELAY_US
);
if
(
comphy_index
==
COMPHY_LANE2
)
{
if
(
comphy_index
==
COMPHY_LANE2
)
{
data
=
COMPHY_
LOOPBACK_REG0
+
USB3PHY_LANE2_REG_BASE_OFFSET
;
data
=
COMPHY_
REG_LANE_STATUS1_ADDR
+
USB3PHY_LANE2_REG_BASE_OFFSET
;
mmio_write_32
(
reg_base
+
COMPHY_LANE2_INDIR_ADDR_OFFSET
,
mmio_write_32
(
reg_base
+
COMPHY_LANE2_INDIR_ADDR_OFFSET
,
data
);
data
);
addr
=
COMPHY_LOOPBACK_REG0
+
USB3PHY_LANE2_REG_BASE
_OFFSET
;
addr
=
reg_base
+
COMPHY_LANE2_INDIR_DATA
_OFFSET
;
ret
=
polling_with_timeout
(
addr
,
TXDCLK_PCLK_EN
,
TXDCLK_PCLK_EN
,
ret
=
polling_with_timeout
(
addr
,
TXDCLK_PCLK_EN
,
TXDCLK_PCLK_EN
,
COMPHY_PLL_TIMEOUT
,
REG_32BIT
);
COMPHY_PLL_TIMEOUT
,
REG_32BIT
);
}
else
{
}
else
{
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment