Skip to content

GitLab

Commit 96a0f978 authored by Manish Pandey's avatar Manish Pandey Committed by TrustedFirmware Code Review
Browse files

Merge "rpi4: update the iobase constant" into integration

parents 6e341275 2973dc5d
Hide whitespace changes
Inline Side-by-side
plat/rpi/rpi4/include/rpi_hw.h
View file @ 96a0f978
/* /*
* Copyright (c) 2016-2019, ARM Limited and Contributors. All rights reserved. * Copyright (c) 2016-2021, ARM Limited and Contributors. All rights reserved.
* *
* SPDX-License-Identifier: BSD-3-Clause * SPDX-License-Identifier: BSD-3-Clause
*/ */
...@@ -13,14 +13,16 @@ ...@@ -13,14 +13,16 @@
* Peripherals * Peripherals
*/ */
#define RPI_IO_BASE ULL(0xFE000000) #define RPI_IO_BASE ULL(0xFC000000)
#define RPI_IO_SIZE ULL(0x02000000) #define RPI_IO_SIZE ULL(0x04000000)
#define RPI_LEGACY_BASE (ULL(0x02000000) + RPI_IO_BASE)
/* /*
* ARM <-> VideoCore mailboxes * ARM <-> VideoCore mailboxes
*/ */
#define RPI3_MBOX_OFFSET ULL(0x0000B880) #define RPI3_MBOX_OFFSET ULL(0x0000B880)
#define RPI3_MBOX_BASE (RPI_IO_BASE + RPI3_MBOX_OFFSET) #define RPI3_MBOX_BASE (RPI_LEGACY_BASE + RPI3_MBOX_OFFSET)
/* VideoCore -> ARM */ /* VideoCore -> ARM */
#define RPI3_MBOX0_READ_OFFSET ULL(0x00000000) #define RPI3_MBOX0_READ_OFFSET ULL(0x00000000)
#define RPI3_MBOX0_PEEK_OFFSET ULL(0x00000010) #define RPI3_MBOX0_PEEK_OFFSET ULL(0x00000010)
...@@ -41,7 +43,7 @@ ...@@ -41,7 +43,7 @@
* Power management, reset controller, watchdog. * Power management, reset controller, watchdog.
*/ */
#define RPI3_IO_PM_OFFSET ULL(0x00100000) #define RPI3_IO_PM_OFFSET ULL(0x00100000)
#define RPI3_PM_BASE (RPI_IO_BASE + RPI3_IO_PM_OFFSET) #define RPI3_PM_BASE (RPI_LEGACY_BASE + RPI3_IO_PM_OFFSET)
/* Registers on top of RPI3_PM_BASE. */ /* Registers on top of RPI3_PM_BASE. */
#define RPI3_PM_RSTC_OFFSET ULL(0x0000001C) #define RPI3_PM_RSTC_OFFSET ULL(0x0000001C)
#define RPI3_PM_RSTS_OFFSET ULL(0x00000020) #define RPI3_PM_RSTS_OFFSET ULL(0x00000020)
...@@ -62,7 +64,7 @@ ...@@ -62,7 +64,7 @@
* Hardware random number generator. * Hardware random number generator.
*/ */
#define RPI3_IO_RNG_OFFSET ULL(0x00104000) #define RPI3_IO_RNG_OFFSET ULL(0x00104000)
#define RPI3_RNG_BASE (RPI_IO_BASE + RPI3_IO_RNG_OFFSET) #define RPI3_RNG_BASE (RPI_LEGACY_BASE + RPI3_IO_RNG_OFFSET)
#define RPI3_RNG_CTRL_OFFSET ULL(0x00000000) #define RPI3_RNG_CTRL_OFFSET ULL(0x00000000)
#define RPI3_RNG_STATUS_OFFSET ULL(0x00000004) #define RPI3_RNG_STATUS_OFFSET ULL(0x00000004)
#define RPI3_RNG_DATA_OFFSET ULL(0x00000008) #define RPI3_RNG_DATA_OFFSET ULL(0x00000008)
...@@ -82,22 +84,22 @@ ...@@ -82,22 +84,22 @@
* There is also a PL011 UART, multiplexed to the same pins. * There is also a PL011 UART, multiplexed to the same pins.
*/ */
#define RPI4_IO_MINI_UART_OFFSET ULL(0x00215040) #define RPI4_IO_MINI_UART_OFFSET ULL(0x00215040)
#define RPI4_MINI_UART_BASE (RPI_IO_BASE + RPI4_IO_MINI_UART_OFFSET) #define RPI4_MINI_UART_BASE (RPI_LEGACY_BASE + RPI4_IO_MINI_UART_OFFSET)
#define RPI4_IO_PL011_UART_OFFSET ULL(0x00201000) #define RPI4_IO_PL011_UART_OFFSET ULL(0x00201000)
#define RPI4_PL011_UART_BASE (RPI_IO_BASE + RPI4_IO_PL011_UART_OFFSET) #define RPI4_PL011_UART_BASE (RPI_LEGACY_BASE + RPI4_IO_PL011_UART_OFFSET)
#define RPI4_PL011_UART_CLOCK ULL(48000000) #define RPI4_PL011_UART_CLOCK ULL(48000000)
/* /*
* GPIO controller * GPIO controller
*/ */
#define RPI3_IO_GPIO_OFFSET ULL(0x00200000) #define RPI3_IO_GPIO_OFFSET ULL(0x00200000)
#define RPI3_GPIO_BASE (RPI_IO_BASE + RPI3_IO_GPIO_OFFSET) #define RPI3_GPIO_BASE (RPI_LEGACY_BASE + RPI3_IO_GPIO_OFFSET)
/* /*
* SDHost controller * SDHost controller
*/ */
#define RPI3_IO_SDHOST_OFFSET ULL(0x00202000) #define RPI3_IO_SDHOST_OFFSET ULL(0x00202000)
#define RPI3_SDHOST_BASE (RPI_IO_BASE + RPI3_IO_SDHOST_OFFSET) #define RPI3_SDHOST_BASE (RPI_LEGACY_BASE + RPI3_IO_SDHOST_OFFSET)
/* /*
* GIC interrupt controller * GIC interrupt controller
......
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment