Commit a82ea1db authored by Andre Przywara's avatar Andre Przywara
Browse files

arm_fpga: Remove bogus timer initialisation


The arm_fpga platform code contains an dubious line to initialise some
timer. On closer inspection this turn out to be bogus, as this was only
needed on some special (older) FPGA board, and is actually not needed on
the current model. Also the base address was wrong anyways.

Remove the code entirely.

Change-Id: I02e71aea645051b5addb42d972d7a79f04b81106
Signed-off-by: default avatarAndre Przywara <andre.przywara@arm.com>
Showing with 0 additions and 2 deletions
+0 -2
......@@ -56,7 +56,6 @@ void bl31_platform_setup(void)
/* Write frequency to CNTCRL and initialize timer */
generic_delay_timer_init();
mmio_write_32(FPGA_TIMER_BASE, ((1 << 8) | 1UL));
}
entry_point_info_t *bl31_plat_get_next_image_ep_info(uint32_t type)
......
......@@ -36,6 +36,5 @@
#define PLAT_FPGA_CRASH_UART_CLK_IN_HZ PLAT_FPGA_BOOT_UART_CLK_IN_HZ
#define FPGA_TIMER_FREQUENCY 10000000
#define FPGA_TIMER_BASE 0x2a830000
#endif
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment