Commit ccfb5c81 authored by Madhukar Pappireddy's avatar Madhukar Pappireddy
Browse files

Use Speculation Barrier instruction for v8.5 cores



Change-Id: Ie1018bfbae2fe95c699e58648665baa75e862000
Signed-off-by: default avatarMadhukar Pappireddy <madhukar.pappireddy@arm.com>
parent f09852c9
...@@ -108,11 +108,16 @@ ...@@ -108,11 +108,16 @@
#else #else
/* /*
* Macro for mitigating against speculative execution beyond ERET. * Macro for mitigating against speculative execution beyond ERET.
* If possible use Speculation Barrier instruction defined in ARMv8.5
*/ */
.macro exception_return .macro exception_return
eret eret
#if ARM_ARCH_AT_LEAST(8, 5)
sb
#else
dsb nsh dsb nsh
isb isb
#endif
.endm .endm
#endif #endif
......
...@@ -220,11 +220,16 @@ ...@@ -220,11 +220,16 @@
/* /*
* Macro for mitigating against speculative execution beyond ERET. * Macro for mitigating against speculative execution beyond ERET.
* If possible use Speculation Barrier instruction defined in ARMv8.5
*/ */
.macro exception_return .macro exception_return
eret eret
dsb nsh #if ARM_ARCH_AT_LEAST(8, 5)
sb
#else
dsb nsh
isb isb
#endif
.endm .endm
#endif /* ASM_MACROS_S */ #endif /* ASM_MACROS_S */
Markdown is supported
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment