1. 17 Jan, 2019 1 commit
    • Anson Huang's avatar
      Support for NXP's i.MX8 SoCs timer IPC · 1552df5d
      Anson Huang authored
      
      
      NXP's i.MX8 SoCs have system controller (M4 core) which takes
      control of timer management, including watchdog, srtc and system
      counter etc., other clusters like Cortex-A35 can send out command
      via MU (Message Unit) to system controller for timer operation.
      
      This patch adds timer IPC(inter-processor communication) support.
      Signed-off-by: default avatarAnson Huang <Anson.Huang@nxp.com>
      1552df5d
  2. 16 Jan, 2019 5 commits
  3. 15 Jan, 2019 15 commits
  4. 14 Jan, 2019 1 commit
  5. 11 Jan, 2019 4 commits
  6. 10 Jan, 2019 5 commits
  7. 09 Jan, 2019 9 commits