1. 26 Mar, 2021 2 commits
    • Nishanth Menon's avatar
      plat: ti: k3: board: Let explicitly map our SEC_SRAM_BASE to 0x0 · 3dd87efb
      Nishanth Menon authored
      
      
      ENABLE_PIE (position independent executable) is default on K3
      platform to handle variant RAM configurations in the system. This,
      unfortunately does cause confusion while reading the code, so, lets
      make things explicit by selecting 0x0 as the "SEC_SRAM_BASE" out of
      which we compute the BL31_BASE depending on usage.
      
      Lets also document a warning while at it to help folks copying code
      over to a custom K3 platform and optimizing size by disabling PIE to
      modify the defaults.
      Signed-off-by: default avatarNishanth Menon <nm@ti.com>
      Change-Id: I8e67a9210e907e266ff6a78ba4d02e3259bb2b21
      3dd87efb
    • Nishanth Menon's avatar
      plat: ti: k3: board: Lets cast our macros · f5872a00
      Nishanth Menon authored
      
      
      Lets cast our macros to the right types and reduce a few MISRA
      warnings.
      Signed-off-by: default avatarNishanth Menon <nm@ti.com>
      Change-Id: I0dc06072713fe7c9440eca0635094c5f3ceb7f1c
      f5872a00
  2. 27 Jan, 2020 1 commit
    • Andrew F. Davis's avatar
      ti: k3: common: Enable ARM cluster power down · 586621f1
      Andrew F. Davis authored
      
      
      When all cores in a cluster are powered down the parent cluster can
      be also powered down. When the last core has requested powering down
      follow by sending the cluster power down sequence to the system
      power controller firmware.
      Signed-off-by: default avatarAndrew F. Davis <afd@ti.com>
      Change-Id: I0ffeb339852c66ef62743aecd3e17ca20bad6216
      586621f1
  3. 24 Jan, 2020 1 commit
  4. 30 Apr, 2019 1 commit
    • Andrew F. Davis's avatar
      ti: k3: common: Remove MSMC port definitions · a82bf5ad
      Andrew F. Davis authored
      
      
      The MSMC port defines were added to help in the case when some ports
      are not connected and have no cores attached. We can get the same
      functionality by defined the number of cores on that port to zero.
      This simplifies several code paths, do this here.
      Signed-off-by: default avatarAndrew F. Davis <afd@ti.com>
      Change-Id: I3247fe37af7b86c3227e647b4f617fab70c8ee8a
      a82bf5ad
  5. 04 Jan, 2019 1 commit
    • Antonio Nino Diaz's avatar
      Sanitise includes across codebase · 09d40e0e
      Antonio Nino Diaz authored
      Enforce full include path for includes. Deprecate old paths.
      
      The following folders inside include/lib have been left unchanged:
      
      - include/lib/cpus/${ARCH}
      - include/lib/el3_runtime/${ARCH}
      
      The reason for this change is that having a global namespace for
      includes isn't a good idea. It defeats one of the advantages of having
      folders and it introduces problems that are sometimes subtle (because
      you may not know the header you are actually including if there are two
      of them).
      
      For example, this patch had to be created because two headers were
      called the same way: e0ea0928 ("Fix gpio includes of mt8173 platform
      to avoid collision."). More recently, this patch has had similar
      problems: 46f9b2c3 ("drivers: add tzc380 support").
      
      This problem was introduced in commit 4ecca339
      
       ("Move include and
      source files to logical locations"). At that time, there weren't too
      many headers so it wasn't a real issue. However, time has shown that
      this creates problems.
      
      Platforms that want to preserve the way they include headers may add the
      removed paths to PLAT_INCLUDES, but this is discouraged.
      
      Change-Id: I39dc53ed98f9e297a5966e723d1936d6ccf2fc8f
      Signed-off-by: default avatarAntonio Nino Diaz <antonio.ninodiaz@arm.com>
      09d40e0e
  6. 22 Aug, 2018 1 commit
  7. 20 Jul, 2018 1 commit
  8. 19 Jun, 2018 1 commit