You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.031Aug302925242322211716151498432131Jul26252420191714131210765130Jun2928272623222120191615141312987652131May30252423221918171615121110985432129Apr2726252421201918171614131210765331Mar3029282724232220181716109876432Merge pull request #1072 from sandrine-bailleux-arm/sb/tsp-mappingcert_tool: Support for legacy RSA PKCS#1 v1.5Export KEY_ALG as a user build optionARM platforms: Map TSP only when TSPD is includedMerge pull request #1079 from douglas-raillard-arm/dr/doc_fix_typoMerge pull request #1077 from soby-mathew/sm/fix_juno_assert_lvlporting-guide.rst: Fix some sections' levelAdd CFI debug info to vector entriesJuno: Define PLAT_LOG_LEVEL_ASSERT to LOG_LEVEL_INFOasm_macros: set the default assembly code alignment to 4 byteMerge pull request #1069 from Leo-Yan/hikey_enable_watchdog_resetMerge pull request #1074 from EvanLloyd/ejll/62_file_modeMerge pull request #1075 from robertovargas-arm/fix_el3_payloadDon't use zero_normalmem in bl2_platform_setupfiptool: Update file open modes with 'b' (for Windows)Merge pull request #1073 from davidcunado-arm/dc/update_docsMerge pull request #1066 from islmit01/im/enable_cnp_bitMerge pull request #1062 from jeenu-arm/cpu-fixesAdd usage note for FVP model versions 11.0 and 8.5Merge pull request #1071 from jeenu-arm/syntax-fixTegra: Rename CORTEX_A57_ACTLR_EL1 to *CPUACTLR*HiKey: Rename CPUACTRL reg constantsCPU: Correct names of implementation-defined aux regsCPU: Make shifted constants unsignedplat/arm: Fix ARM_INSTANTIATE_LOCK syntax anomalyMerge pull request #1070 from rockchip-linux/rk3399-fixes-logicMerge pull request #1068 from jenswi-linaro/optee_arm_platMerge pull request #1056 from geesun/qx/interrupt-diagsrockchip/rk3399: reinitilize secure sgrf when resumerockchip/rk3399: do secure timer init in pmusramrockchip/rk3399: use slice1 to restore ddr slice1 ~ slice4rockchip/rk3399: disable more powerdomain prepare for shutdown logic railrockchip/rk3399: save and restore pd_alive registerHikey: enable watchdog resetrockchip/rk3399: set ddr clock source back to dpll when ddr resumerockchip/rk3399: reinitilize debug uart when resumeMerge pull request #1064 from islmit01/im/shifted_afinityMerge pull request #1059 from kenkuang/intergrationMerge pull request #1067 from jeenu-arm/rst-fixMerge pull request #1061 from robertovargas-arm/norflash