An error occurred while fetching folder content.
Steven Kao
authored
The FPGA configuration is encoded in the high byte of
MISCREG_EMU_REVID. Configs GPU and MAX (encoded as
2 and 3) support the ISO SMMU, while BASE (encoded as 1)
does not. This patch implements this encoding and returns
the proper number of SMMU instances.
Change-Id: I024286b6091120c7602f63065d20ce48bcfd13fe
Signed-off-by: 
Steven Kao <skao@nvidia.com>| Name | Last commit | Last update |
|---|---|---|
| .. | ||