An error occurred while fetching folder content.
lib: cpu: Add L2 cache aux control register definition to CA72
Konstantin Porotchkin authored
Add definition of EL1 L2 Auxilary Control register to
Cortex A72 library headers.
Signed-off-by: default avatarKonstantin Porotchkin <kostap@marvell.com>
bc6206f7
Name Last commit Last update
..