- 02 Oct, 2020 1 commit
-
-
Jernej Skrabec authored
-
- 29 Sep, 2020 1 commit
-
-
Icenowy Zheng authored
V831 SoC is one of sun8i family (with Cortex-A7 CPUs), and it follows a similar memory map with H6. Add support for it. The detection for H6-style memory map is positive on V831, because it have the same version of GIC at the same address. Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
-
- 09 Jul, 2018 2 commits
-
-
Icenowy Zheng authored
Allwinner H6 SoC has a totally different memory map and different clock control unit with other SoCs. Add support for it in uart0-helloworld-sdboot. To avoid writing blindly into the device MMIO area first (for triggering the SRAM version register), we query the known content of some GIC register to verify we are looking at an H6 memory map. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Signed-off-by: Andre Przywara <osp@andrep.de>
-
Icenowy Zheng authored
Allwinner A80 and H6 SoC has totally different memory map with other Allwinner SoCs, and so the GPIO/UART0 base addresses are different on these SoCs. Use a static variable to store the base address, to fit these SoCs with different memory map. Signed-off-by: Icenowy Zheng <icenowy@aosc.io> Signed-off-by: Andre Przywara <osp@andrep.de>
-
- 28 Dec, 2016 3 commits
-
-
Bernhard Nortmann authored
Also includes an updated uart0-helloworld-sdboot.sunxi binary. Signed-off-by: Bernhard Nortmann <bernhard.nortmann@web.de>
-
Icenowy Zheng authored
With fixed SID reading routine, it's now possible to differ H2+ with H3 with SID. Tested on an Orange Pi One and an Orange Pi Zero. Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz>
-
Icenowy Zheng authored
Add the SoC ID and UART0 pinmux for V3s. Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz>
-
- 29 Nov, 2016 1 commit
-
-
Chen-Yu Tsai authored
The R40 is the same as the A20 for all intents and purposes of uart0-helloworld. Add R40's SOC ID. Signed-off-by: Chen-Yu Tsai <wens@csie.org>
-
- 16 Nov, 2016 1 commit
-
-
Bernhard Nortmann authored
Besides having fewer lines of code, the #define macros should also prevent users from accidentally using these names without braces (i.e. as function pointers). Instead, this will cause compiler errors now. soc_info.c: add "A10s" label in comment for SoC ID 0x1625. Signed-off-by: Bernhard Nortmann <bernhard.nortmann@web.de>
-
- 11 Nov, 2016 1 commit
-
-
Icenowy Zheng authored
Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz> Reviewed-by: Bernhard Nortmann <bernhard.nortmann@web.de>
-
- 03 Jun, 2016 1 commit
-
-
Siarhei Siamashka authored
This is a universal bootable image, which just prints a hello message on UART0. For example, it is useful as a test payload when debugging the SPI boot functionality: https://linux-sunxi.org/Bootable_SPI_flash Changes in v2: - A workaround for https://patchwork.ozlabs.org/patch/622173 - Also print the type of the used bootable media Changes in v3: - Bernhard Nortmann's workaround for https://gcc.gnu.org/bugzilla/show_bug.cgi?id=63803 More details in https://github.com/linux-sunxi/sunxi-tools/pull/44 Signed-off-by: Siarhei Siamashka <siarhei.siamashka@gmail.com>
-