platform.mk 8.77 KB
Newer Older
1
#
2
# Copyright (c) 2013-2019, ARM Limited and Contributors. All rights reserved.
3
#
dp-arm's avatar
dp-arm committed
4
# SPDX-License-Identifier: BSD-3-Clause
5
6
#

7
8
# Use the GICv3 driver on the FVP by default
FVP_USE_GIC_DRIVER	:= FVP_GICV3
9

10
11
12
# Use the SP804 timer instead of the generic one
FVP_USE_SP804_TIMER	:= 0

13
14
15
# Default cluster count for FVP
FVP_CLUSTER_COUNT	:= 2

16
17
18
# Default number of CPUs per cluster on FVP
FVP_MAX_CPUS_PER_CLUSTER	:= 4

19
20
21
# Default number of threads per CPU on FVP
FVP_MAX_PE_PER_CPU	:= 1

22
23
FVP_DT_PREFIX		:= fvp-base-gicv3-psci

24
25
$(eval $(call assert_boolean,FVP_USE_SP804_TIMER))
$(eval $(call add_define,FVP_USE_SP804_TIMER))
26
27
28
29

# The FVP platform depends on this macro to build with correct GIC driver.
$(eval $(call add_define,FVP_USE_GIC_DRIVER))

30
# Pass FVP_CLUSTER_COUNT to the build system.
31
$(eval $(call add_define,FVP_CLUSTER_COUNT))
32

33
34
35
# Pass FVP_MAX_CPUS_PER_CLUSTER to the build system.
$(eval $(call add_define,FVP_MAX_CPUS_PER_CLUSTER))

36
37
38
# Pass FVP_MAX_PE_PER_CPU to the build system.
$(eval $(call add_define,FVP_MAX_PE_PER_CPU))

39
40
41
42
43
44
45
46
# Sanity check the cluster count and if FVP_CLUSTER_COUNT <= 2,
# choose the CCI driver , else the CCN driver
ifeq ($(FVP_CLUSTER_COUNT), 0)
$(error "Incorrect cluster count specified for FVP port")
else ifeq ($(FVP_CLUSTER_COUNT),$(filter $(FVP_CLUSTER_COUNT),1 2))
FVP_INTERCONNECT_DRIVER := FVP_CCI
else
FVP_INTERCONNECT_DRIVER := FVP_CCN
47
48
endif

49
50
$(eval $(call add_define,FVP_INTERCONNECT_DRIVER))

51
FVP_GICV3_SOURCES	:=	drivers/arm/gic/common/gic_common.c	\
52
53
54
55
				drivers/arm/gic/v3/gicv3_main.c		\
				drivers/arm/gic/v3/gicv3_helpers.c	\
				plat/common/plat_gicv3.c		\
				plat/arm/common/arm_gicv3.c
56
57
58

# Choose the GIC sources depending upon the how the FVP will be invoked
ifeq (${FVP_USE_GIC_DRIVER}, FVP_GICV3)
59
60
FVP_GIC_SOURCES		:=	${FVP_GICV3_SOURCES}			\
				drivers/arm/gic/v3/gic500.c
61
62
63
else ifeq (${FVP_USE_GIC_DRIVER},FVP_GIC600)
FVP_GIC_SOURCES		:=	${FVP_GICV3_SOURCES}			\
				drivers/arm/gic/v3/gic600.c
64
65
66
67
68
69
else ifeq (${FVP_USE_GIC_DRIVER}, FVP_GICV2)
FVP_GIC_SOURCES		:=	drivers/arm/gic/common/gic_common.c	\
				drivers/arm/gic/v2/gicv2_main.c		\
				drivers/arm/gic/v2/gicv2_helpers.c	\
				plat/common/plat_gicv2.c		\
				plat/arm/common/arm_gicv2.c
70
71

FVP_DT_PREFIX		:=	fvp-base-gicv2-psci
72
73
74
75
else
$(error "Incorrect GIC driver chosen on FVP port")
endif

76
ifeq (${FVP_INTERCONNECT_DRIVER}, FVP_CCI)
77
FVP_INTERCONNECT_SOURCES	:= 	drivers/arm/cci/cci.c
78
79
80
81
82
83
else ifeq (${FVP_INTERCONNECT_DRIVER}, FVP_CCN)
FVP_INTERCONNECT_SOURCES	:= 	drivers/arm/ccn/ccn.c		\
					plat/arm/common/arm_ccn.c
else
$(error "Incorrect CCN driver chosen on FVP port")
endif
84

85
FVP_SECURITY_SOURCES	:=	drivers/arm/tzc/tzc400.c		\
86
87
88
				plat/arm/board/fvp/fvp_security.c	\
				plat/arm/common/arm_tzc400.c

89

90
PLAT_INCLUDES		:=	-Iplat/arm/board/fvp/include
91

92

93
PLAT_BL_COMMON_SOURCES	:=	plat/arm/board/fvp/fvp_common.c
94

95
96
97
FVP_CPU_LIBS		:=	lib/cpus/${ARCH}/aem_generic.S

ifeq (${ARCH}, aarch64)
98

99
100
# select a different set of CPU files, depending on whether we compile for
# hardware assisted coherency cores or not
101
102
ifeq (${HW_ASSISTED_COHERENCY}, 0)
	FVP_CPU_LIBS	+=	lib/cpus/aarch64/cortex_a35.S			\
103
104
				lib/cpus/aarch64/cortex_a53.S			\
				lib/cpus/aarch64/cortex_a57.S			\
105
				lib/cpus/aarch64/cortex_a72.S			\
106
107
				lib/cpus/aarch64/cortex_a73.S
else
108
109
110
111
	# AArch64-only cores
	ifeq (${CTX_INCLUDE_AARCH32_REGS}, 0)
		FVP_CPU_LIBS	+=	lib/cpus/aarch64/cortex_a76.S		\
					lib/cpus/aarch64/cortex_a76ae.S		\
112
					lib/cpus/aarch64/cortex_a77.S		\
113
114
					lib/cpus/aarch64/neoverse_n1.S		\
					lib/cpus/aarch64/neoverse_e1.S		\
115
116
					lib/cpus/aarch64/neoverse_zeus.S	\
					lib/cpus/aarch64/cortex_hercules.S
117
118
119
120
121
	# AArch64/AArch32
	else
		FVP_CPU_LIBS	+=	lib/cpus/aarch64/cortex_a55.S		\
					lib/cpus/aarch64/cortex_a75.S
	endif
122
endif
123

124
125
else
FVP_CPU_LIBS		+=	lib/cpus/aarch32/cortex_a32.S
126
endif
127

128
129
BL1_SOURCES		+=	drivers/arm/smmu/smmu_v3.c			\
				drivers/arm/sp805/sp805.c			\
130
				drivers/io/io_semihosting.c			\
131
				lib/semihosting/semihosting.c			\
132
133
				lib/semihosting/${ARCH}/semihosting_call.S	\
				plat/arm/board/fvp/${ARCH}/fvp_helpers.S	\
134
				plat/arm/board/fvp/fvp_bl1_setup.c		\
135
				plat/arm/board/fvp/fvp_err.c			\
136
				plat/arm/board/fvp/fvp_io_storage.c		\
137
				plat/arm/board/fvp/fvp_trusted_boot.c		\
138
139
140
				${FVP_CPU_LIBS}					\
				${FVP_INTERCONNECT_SOURCES}

141

142
143
BL2_SOURCES		+=	drivers/arm/sp805/sp805.c			\
				drivers/io/io_semihosting.c			\
144
				lib/utils/mem_region.c				\
145
				lib/semihosting/semihosting.c			\
146
				lib/semihosting/${ARCH}/semihosting_call.S	\
147
				plat/arm/board/fvp/fvp_bl2_setup.c		\
148
				plat/arm/board/fvp/fvp_err.c			\
149
				plat/arm/board/fvp/fvp_io_storage.c		\
150
				plat/arm/board/fvp/fvp_trusted_boot.c		\
151
				plat/arm/common/arm_nor_psci_mem_protect.c	\
152
				${FVP_SECURITY_SOURCES}
153

154
155


156
157
158
159
160
161
162
ifeq (${BL2_AT_EL3},1)
BL2_SOURCES		+=	plat/arm/board/fvp/${ARCH}/fvp_helpers.S	\
				plat/arm/board/fvp/fvp_bl2_el3_setup.c		\
				${FVP_CPU_LIBS}					\
				${FVP_INTERCONNECT_SOURCES}
endif

163
164
165
166
ifeq (${FVP_USE_SP804_TIMER},1)
BL2_SOURCES		+=	drivers/arm/sp804/sp804_delay_timer.c
endif

167
BL2U_SOURCES		+=	plat/arm/board/fvp/fvp_bl2u_setup.c		\
168
				${FVP_SECURITY_SOURCES}
169

170
171
BL31_SOURCES		+=	drivers/arm/fvp/fvp_pwrc.c			\
				drivers/arm/smmu/smmu_v3.c			\
172
				drivers/cfi/v2m/v2m_flash.c			\
173
				lib/utils/mem_region.c				\
174
				plat/arm/board/fvp/fvp_bl31_setup.c		\
175
176
177
				plat/arm/board/fvp/fvp_pm.c			\
				plat/arm/board/fvp/fvp_topology.c		\
				plat/arm/board/fvp/aarch64/fvp_helpers.S	\
178
				plat/arm/common/arm_nor_psci_mem_protect.c	\
179
				${FVP_CPU_LIBS}					\
180
				${FVP_GIC_SOURCES}				\
181
				${FVP_INTERCONNECT_SOURCES}			\
182
				${FVP_SECURITY_SOURCES}
183

184
185
# Add the FDT_SOURCES and options for Dynamic Config (only for Unix env)
ifdef UNIX_MK
186
FVP_HW_CONFIG_DTS	:=	fdts/${FVP_DT_PREFIX}.dts
187
188
189
190
191
192
FDT_SOURCES		+=	$(addprefix plat/arm/board/fvp/fdts/,	\
					${PLAT}_tb_fw_config.dts	\
					${PLAT}_soc_fw_config.dts	\
					${PLAT}_nt_fw_config.dts	\
				)

193
FVP_TB_FW_CONFIG	:=	${BUILD_PLAT}/fdts/${PLAT}_tb_fw_config.dtb
194
195
196
197
198
199
200
201
202
203
FVP_SOC_FW_CONFIG	:=	${BUILD_PLAT}/fdts/${PLAT}_soc_fw_config.dtb
FVP_NT_FW_CONFIG	:=	${BUILD_PLAT}/fdts/${PLAT}_nt_fw_config.dtb

ifeq (${SPD},tspd)
FDT_SOURCES		+=	plat/arm/board/fvp/fdts/${PLAT}_tsp_fw_config.dts
FVP_TOS_FW_CONFIG	:=	${BUILD_PLAT}/fdts/${PLAT}_tsp_fw_config.dtb

# Add the TOS_FW_CONFIG to FIP and specify the same to certtool
$(eval $(call TOOL_ADD_PAYLOAD,${FVP_TOS_FW_CONFIG},--tos-fw-config))
endif
204
205
206

# Add the TB_FW_CONFIG to FIP and specify the same to certtool
$(eval $(call TOOL_ADD_PAYLOAD,${FVP_TB_FW_CONFIG},--tb-fw-config))
207
208
209
210
# Add the SOC_FW_CONFIG to FIP and specify the same to certtool
$(eval $(call TOOL_ADD_PAYLOAD,${FVP_SOC_FW_CONFIG},--soc-fw-config))
# Add the NT_FW_CONFIG to FIP and specify the same to certtool
$(eval $(call TOOL_ADD_PAYLOAD,${FVP_NT_FW_CONFIG},--nt-fw-config))
211
212
213
214
215
216

FDT_SOURCES		+=	${FVP_HW_CONFIG_DTS}
$(eval FVP_HW_CONFIG	:=	${BUILD_PLAT}/$(patsubst %.dts,%.dtb,$(FVP_HW_CONFIG_DTS)))

# Add the HW_CONFIG to FIP and specify the same to certtool
$(eval $(call TOOL_ADD_PAYLOAD,${FVP_HW_CONFIG},--hw-config))
217
endif
218

219
220
221
# Enable Activity Monitor Unit extensions by default
ENABLE_AMU			:=	1

222
223
224
# Enable dynamic mitigation support by default
DYNAMIC_WORKAROUND_CVE_2018_3639	:=	1

225
ifneq (${RESET_TO_BL31},1)
226
227
228
229
# Enable reclaiming of BL31 initialisation code for secondary cores stacks for
# FVP. We cannot enable PIE for this case because the overlayed init section
# creates some dynamic relocations which cannot be handled by the fixup
# logic currently.
230
RECLAIM_INIT_CODE	:=	1
231
232
233
else
# Enable PIE support when RESET_TO_BL31=1
ENABLE_PIE		:=	1
234
endif
235

236
ifeq (${ENABLE_AMU},1)
237
BL31_SOURCES		+=	lib/cpus/aarch64/cpuamu.c		\
238
				lib/cpus/aarch64/cpuamu_helpers.S
239
240
241
242
243

ifeq (${HW_ASSISTED_COHERENCY}, 1)
BL31_SOURCES		+=	lib/cpus/aarch64/cortex_a75_pubsub.c	\
				lib/cpus/aarch64/neoverse_n1_pubsub.c
endif
244
245
endif

246
247
248
249
ifeq (${RAS_EXTENSION},1)
BL31_SOURCES		+=	plat/arm/board/fvp/aarch64/fvp_ras.c
endif

250
251
252
253
ifneq (${ENABLE_STACK_PROTECTOR},0)
PLAT_BL_COMMON_SOURCES	+=	plat/arm/board/fvp/fvp_stack_protector.c
endif

254
255
256
257
ifeq (${ARCH},aarch32)
    NEED_BL32 := yes
endif

258
259
260
261
262
# Enable the dynamic translation tables library.
ifeq (${ARCH},aarch32)
    ifeq (${RESET_TO_SP_MIN},1)
        BL32_CFLAGS	+=	-DPLAT_XLAT_TABLES_DYNAMIC=1
    endif
263
else # if AArch64
264
265
266
267
268
269
270
271
    ifeq (${RESET_TO_BL31},1)
        BL31_CFLAGS	+=	-DPLAT_XLAT_TABLES_DYNAMIC=1
    endif
    ifeq (${ENABLE_SPM},1)
        ifeq (${SPM_MM},0)
            BL31_CFLAGS	+=	-DPLAT_XLAT_TABLES_DYNAMIC=1
        endif
    endif
272
273
274
    ifeq (${SPD},trusty)
        BL31_CFLAGS	+=	-DPLAT_XLAT_TABLES_DYNAMIC=1
    endif
275
276
endif

277
278
279
# Add support for platform supplied linker script for BL31 build
$(eval $(call add_define,PLAT_EXTRA_LD_SCRIPT))

280
281
282
283
ifneq (${BL2_AT_EL3}, 0)
    override BL1_SOURCES =
endif

284
include plat/arm/board/common/board_common.mk
285
include plat/arm/common/arm_common.mk
286
287

# FVP being a development platform, enable capability to disable Authentication
288
# dynamically if TRUSTED_BOARD_BOOT is set.
289
290
291
ifeq (${TRUSTED_BOARD_BOOT}, 1)
        DYN_DISABLE_AUTH	:=	1
endif