Skip to content

GitLab

Switch branch/tag
Find file Normal viewHistoryPermalink
rk3399_def.h 4.9 KB
Newer Older
Tony Xie's avatar
Support for Rockchip's family SoCs    
Tony Xie committed
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63 
/*
 * Copyright (c) 2014-2016, ARM Limited and Contributors. All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 * Redistributions of source code must retain the above copyright notice, this
 * list of conditions and the following disclaimer.
 *
 * Redistributions in binary form must reproduce the above copyright notice,
 * this list of conditions and the following disclaimer in the documentation
 * and/or other materials provided with the distribution.
 *
 * Neither the name of ARM nor the names of its contributors may be used
 * to endorse or promote products derived from this software without specific
 * prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef __PLAT_DEF_H__
#define __PLAT_DEF_H__

#define RK3399_PRIMARY_CPU	0x0

/* Special value used to verify platform parameters from BL2 to BL3-1 */
#define RK_BL31_PLAT_PARAM_VAL	0x0f1e2d3c4b5a6978ULL

#define SIZE_K(n)	((n) * 1024)
#define SIZE_M(n)	((n) * 1024 * 1024)

#define CCI500_BASE		0xffb00000
#define CCI500_SIZE		SIZE_M(1)

#define GIC500_BASE		0xfee00000
#define GIC500_SIZE		SIZE_M(2)

#define STIME_BASE		0xff860000
#define STIME_SIZE		SIZE_K(64)

#define CRUS_BASE		0xff750000
#define CRUS_SIZE			SIZE_K(128)

#define SGRF_BASE		0xff330000
#define SGRF_SIZE			SIZE_K(64)

#define PMU_BASE			0xff310000
#define PMU_SIZE			SIZE_K(64)

#define PMUSRAM_BASE		0xff3b0000
#define PMUSRAM_SIZE		SIZE_K(64)
#define PMUSRAM_RSIZE		SIZE_K(8)
Caesar Wang's avatar
rockchip: support the suspend/resume for rk3399    
Caesar Wang committed
64
65
66 
#define PMUGRF_BASE		0xff320000
#define PMUGRF_SIZE		SIZE_K(64)
Caesar Wang's avatar
rockchip: support rk3399 gpio driver    
Caesar Wang committed
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84 
#define GPIO0_BASE		0xff720000
#define GPIO0_SIZE		SIZE_K(64)

#define GPIO1_BASE		0xff730000
#define GPIO1_SIZE		SIZE_K(64)

#define GPIO2_BASE		0xff780000
#define GPIO2_SIZE		SIZE_K(32)

#define GPIO3_BASE		0xff788000
#define GPIO3_SIZE		SIZE_K(32)

#define GPIO4_BASE		0xff790000
#define GPIO4_SIZE		SIZE_K(32)

#define GRF_BASE		0xff770000
#define GRF_SIZE		SIZE_K(64)
Tony Xie's avatar
Support for Rockchip's family SoCs    
Tony Xie committed
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102 
/*
 * include i2c pmu/audio, pwm0-3 rkpwm0-3 uart_dbg,mailbox scr
 * 0xff650000 -0xff6c0000
 */
#define PD_BUS0_BASE		0xff650000
#define PD_BUS0_SIZE		0x70000

#define PMUCRU_BASE		0xff750000
#define CRU_BASE			0xff760000

#define COLD_BOOT_BASE		0xffff0000

/**************************************************************************
 * UART related constants
 **************************************************************************/
#define RK3399_UART2_BASE	(0xff1a0000)
#define RK3399_UART2_SIZE	SIZE_K(64)
Caesar Wang's avatar
rockchip: fixes for the required    
Caesar Wang committed
103 
#define RK3399_BAUDRATE		(115200)
Tony Xie's avatar
Support for Rockchip's family SoCs    
Tony Xie committed
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148 
#define RK3399_UART_CLOCK	(24000000)

/******************************************************************************
 * System counter frequency related constants
 ******************************************************************************/
#define SYS_COUNTER_FREQ_IN_TICKS	24000000

/* Base rockchip_platform compatible GIC memory map */
#define BASE_GICD_BASE		(GIC500_BASE)
#define BASE_GICR_BASE		(GIC500_BASE + SIZE_M(1))

/*****************************************************************************
 * CCI-400 related constants
 ******************************************************************************/
#define PLAT_RK_CCI_CLUSTER0_SL_IFACE_IX	0
#define PLAT_RK_CCI_CLUSTER1_SL_IFACE_IX	1

/******************************************************************************
 * cpu up status
 ******************************************************************************/
#define PMU_CPU_HOTPLUG		0xdeadbeaf
#define PMU_CPU_AUTO_PWRDN	0xabcdef12

/******************************************************************************
 * sgi, ppi
 ******************************************************************************/
#define ARM_IRQ_SEC_PHY_TIMER		29

#define ARM_IRQ_SEC_SGI_0		8
#define ARM_IRQ_SEC_SGI_1		9
#define ARM_IRQ_SEC_SGI_2		10
#define ARM_IRQ_SEC_SGI_3		11
#define ARM_IRQ_SEC_SGI_4		12
#define ARM_IRQ_SEC_SGI_5		13
#define ARM_IRQ_SEC_SGI_6		14
#define ARM_IRQ_SEC_SGI_7		15
/*
 * Define a list of Group 1 Secure and Group 0 interrupts as per GICv3
 * terminology. On a GICv2 system or mode, the lists will be merged and treated
 * as Group 0 interrupts.
 */
#define RK3399_G1S_IRQS			ARM_IRQ_SEC_PHY_TIMER
#define RK3399_G0_IRQS			ARM_IRQ_SEC_SGI_6

#endif /* __PLAT_DEF_H__ */