Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in / Register
Toggle navigation
Menu
Open sidebar
adam.huang
Arm Trusted Firmware
Commits
09895d42
Unverified
Commit
09895d42
authored
Aug 13, 2018
by
Dimitris Papastamos
Committed by
GitHub
Aug 13, 2018
Browse files
Merge pull request #1520 from robertovargas-arm/cci-dsb
cci: Use dsb to wait before reading status register
parents
3ba92957
fcb52dbf
Changes
1
Hide whitespace changes
Inline
Side-by-side
drivers/arm/cci/cci.c
View file @
09895d42
...
@@ -147,7 +147,7 @@ void cci_enable_snoop_dvm_reqs(unsigned int master_id)
...
@@ -147,7 +147,7 @@ void cci_enable_snoop_dvm_reqs(unsigned int master_id)
* Wait for the completion of the write to the Snoop Control Register
* Wait for the completion of the write to the Snoop Control Register
* before testing the change_pending bit
* before testing the change_pending bit
*/
*/
d
m
bish
();
d
s
bish
();
/* Wait for the dust to settle down */
/* Wait for the dust to settle down */
while
(
mmio_read_32
(
cci_base
+
STATUS_REG
)
&
CHANGE_PENDING_BIT
)
while
(
mmio_read_32
(
cci_base
+
STATUS_REG
)
&
CHANGE_PENDING_BIT
)
...
@@ -174,7 +174,7 @@ void cci_disable_snoop_dvm_reqs(unsigned int master_id)
...
@@ -174,7 +174,7 @@ void cci_disable_snoop_dvm_reqs(unsigned int master_id)
* Wait for the completion of the write to the Snoop Control Register
* Wait for the completion of the write to the Snoop Control Register
* before testing the change_pending bit
* before testing the change_pending bit
*/
*/
d
m
bish
();
d
s
bish
();
/* Wait for the dust to settle down */
/* Wait for the dust to settle down */
while
(
mmio_read_32
(
cci_base
+
STATUS_REG
)
&
CHANGE_PENDING_BIT
)
while
(
mmio_read_32
(
cci_base
+
STATUS_REG
)
&
CHANGE_PENDING_BIT
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment