Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in / Register
Toggle navigation
Menu
Open sidebar
adam.huang
Arm Trusted Firmware
Commits
0f22bef3
Commit
0f22bef3
authored
8 years ago
by
Scott Branden
Committed by
GitHub
8 years ago
Browse files
Options
Download
Plain Diff
Merge branch 'integration' into tf_issue_461
parents
53d9c9c8
dd454b40
Changes
132
Show whitespace changes
Inline
Side-by-side
Showing
20 changed files
plat/nvidia/tegra/common/tegra_pm.c
+29
-4
plat/nvidia/tegra/common/tegra_pm.c
plat/nvidia/tegra/common/tegra_sip_calls.c
+30
-2
plat/nvidia/tegra/common/tegra_sip_calls.c
plat/nvidia/tegra/common/tegra_topology.c
+4
-8
plat/nvidia/tegra/common/tegra_topology.c
plat/nvidia/tegra/include/drivers/flowctrl.h
+28
-28
plat/nvidia/tegra/include/drivers/flowctrl.h
plat/nvidia/tegra/include/drivers/mce.h
+100
-0
plat/nvidia/tegra/include/drivers/mce.h
plat/nvidia/tegra/include/drivers/memctrl.h
+2
-1
plat/nvidia/tegra/include/drivers/memctrl.h
plat/nvidia/tegra/include/drivers/memctrl_v1.h
+28
-21
plat/nvidia/tegra/include/drivers/memctrl_v1.h
plat/nvidia/tegra/include/drivers/memctrl_v2.h
+70
-121
plat/nvidia/tegra/include/drivers/memctrl_v2.h
plat/nvidia/tegra/include/drivers/pmc.h
+14
-14
plat/nvidia/tegra/include/drivers/pmc.h
plat/nvidia/tegra/include/drivers/smmu.h
+675
-582
plat/nvidia/tegra/include/drivers/smmu.h
plat/nvidia/tegra/include/platform_def.h
+3
-2
plat/nvidia/tegra/include/platform_def.h
plat/nvidia/tegra/include/t186/tegra_def.h
+10
-4
plat/nvidia/tegra/include/t186/tegra_def.h
plat/nvidia/tegra/include/tegra_platform.h
+4
-2
plat/nvidia/tegra/include/tegra_platform.h
plat/nvidia/tegra/include/tegra_private.h
+5
-3
plat/nvidia/tegra/include/tegra_private.h
plat/nvidia/tegra/platform.mk
+19
-2
plat/nvidia/tegra/platform.mk
plat/nvidia/tegra/soc/t132/plat_psci_handlers.c
+2
-2
plat/nvidia/tegra/soc/t132/plat_psci_handlers.c
plat/nvidia/tegra/soc/t186/drivers/include/mce_private.h
+47
-108
plat/nvidia/tegra/soc/t186/drivers/include/mce_private.h
plat/nvidia/tegra/soc/t186/drivers/include/t18x_ari.h
+313
-302
plat/nvidia/tegra/soc/t186/drivers/include/t18x_ari.h
plat/nvidia/tegra/soc/t186/drivers/mce/ari.c
+2
-2
plat/nvidia/tegra/soc/t186/drivers/mce/ari.c
plat/nvidia/tegra/soc/t186/drivers/mce/mce.c
+2
-1
plat/nvidia/tegra/soc/t186/drivers/mce/mce.c
with
1387 additions
and
1209 deletions
+1387
-1209
plat/nvidia/tegra/common/tegra_pm.c
View file @
0f22bef3
/*
* Copyright (c) 2015-201
6
, ARM Limited and Contributors. All rights reserved.
* Copyright (c) 2015-201
7
, ARM Limited and Contributors. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
...
...
@@ -48,6 +48,14 @@ extern uint64_t tegra_bl31_phys_base;
extern
uint64_t
tegra_sec_entry_point
;
extern
uint64_t
tegra_console_base
;
/*
* tegra_fake_system_suspend acts as a boolean var controlling whether
* we are going to take fake system suspend code or normal system suspend code
* path. This variable is set inside the sip call handlers,when the kernel
* requests a SIP call to set the suspend debug flags.
*/
uint8_t
tegra_fake_system_suspend
;
/*
* The following platform setup functions are weakly defined. They
* provide typical implementations that will be overridden by a SoC.
...
...
@@ -182,14 +190,31 @@ void tegra_pwr_domain_suspend(const psci_power_state_t *target_state)
__dead2
void
tegra_pwr_domain_power_down_wfi
(
const
psci_power_state_t
*
target_state
)
{
uint8_t
pwr_state
=
target_state
->
pwr_domain_state
[
PLAT_MAX_PWR_LVL
];
uint64_t
rmr_el3
=
0
;
/* call the chip's power down handler */
tegra_soc_pwr_domain_power_down_wfi
(
target_state
);
/*
* If we are in fake system suspend mode, ensure we start doing
* procedures that help in looping back towards system suspend exit
* instead of calling WFI by requesting a warm reset.
* Else, just call WFI to enter low power state.
*/
if
((
tegra_fake_system_suspend
!=
0U
)
&&
(
pwr_state
==
(
uint8_t
)
PSTATE_ID_SOC_POWERDN
))
{
/* warm reboot */
rmr_el3
=
read_rmr_el3
();
write_rmr_el3
(
rmr_el3
|
RMR_WARM_RESET_CPU
);
}
else
{
/* enter power down state */
wfi
();
}
/* we can never reach here */
ERROR
(
"%s: operation not handled.
\n
"
,
__func__
);
panic
();
}
...
...
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/common/tegra_sip_calls.c
View file @
0f22bef3
/*
* Copyright (c) 2015, ARM Limited and Contributors. All rights reserved.
* Copyright (c) 2015
-2017
, ARM Limited and Contributors. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
...
...
@@ -37,6 +37,7 @@
#include <memctrl.h>
#include <runtime_svc.h>
#include <tegra_private.h>
#include <tegra_platform.h>
/*******************************************************************************
* Common Tegra SiP SMCs
...
...
@@ -44,6 +45,13 @@
#define TEGRA_SIP_NEW_VIDEOMEM_REGION 0x82000003
#define TEGRA_SIP_FIQ_NS_ENTRYPOINT 0x82000005
#define TEGRA_SIP_FIQ_NS_GET_CONTEXT 0x82000006
#define TEGRA_SIP_ENABLE_FAKE_SYSTEM_SUSPEND 0xC2000007
/*******************************************************************************
* Fake system suspend mode control var
******************************************************************************/
extern
uint8_t
tegra_fake_system_suspend
;
/*******************************************************************************
* SoC specific SiP handler
...
...
@@ -78,7 +86,7 @@ uint64_t tegra_sip_handler(uint32_t smc_fid,
/* Check if this is a SoC specific SiP */
err
=
plat_sip_handler
(
smc_fid
,
x1
,
x2
,
x3
,
x4
,
cookie
,
handle
,
flags
);
if
(
err
==
0
)
SMC_RET1
(
handle
,
err
);
SMC_RET1
(
handle
,
(
uint64_t
)
err
);
switch
(
smc_fid
)
{
...
...
@@ -144,6 +152,26 @@ uint64_t tegra_sip_handler(uint32_t smc_fid,
SMC_RET0
(
handle
);
break
;
case
TEGRA_SIP_ENABLE_FAKE_SYSTEM_SUSPEND
:
/*
* System suspend fake mode is set if we are on VDK and we make
* a debug SIP call. This mode ensures that we excercise debug
* path instead of the regular code path to suit the pre-silicon
* platform needs. These include replacing the call to WFI by
* a warm reset request.
*/
if
(
tegra_platform_is_emulation
()
!=
0U
)
{
tegra_fake_system_suspend
=
1
;
SMC_RET1
(
handle
,
0
);
}
/*
* We return to the external world as if this SIP is not
* implemented in case, we are not running on VDK.
*/
break
;
default:
ERROR
(
"%s: unhandled SMC (0x%x)
\n
"
,
__func__
,
smc_fid
);
break
;
...
...
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/common/tegra_topology.c
View file @
0f22bef3
/*
* Copyright (c) 2015, ARM Limited and Contributors. All rights reserved.
* Copyright (c) 2015
-2017
, ARM Limited and Contributors. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
...
...
@@ -33,6 +33,7 @@
#include <psci.h>
extern
const
unsigned
char
tegra_power_domain_tree_desc
[];
#pragma weak plat_core_pos_by_mpidr
/*******************************************************************************
* This function returns the Tegra default topology tree information.
...
...
@@ -52,23 +53,18 @@ int plat_core_pos_by_mpidr(u_register_t mpidr)
{
unsigned
int
cluster_id
,
cpu_id
;
mpidr
&=
MPIDR_AFFINITY_MASK
;
if
(
mpidr
&
~
(
MPIDR_CLUSTER_MASK
|
MPIDR_CPU_MASK
))
return
-
1
;
cluster_id
=
(
mpidr
>>
MPIDR_AFF1_SHIFT
)
&
MPIDR_AFFLVL_MASK
;
cpu_id
=
(
mpidr
>>
MPIDR_AFF0_SHIFT
)
&
MPIDR_AFFLVL_MASK
;
if
(
cluster_id
>=
PLATFORM_CLUSTER_COUNT
)
return
-
1
;
return
PSCI_E_NOT_PRESENT
;
/*
* Validate cpu_id by checking whether it represents a CPU in
* one of the two clusters present on the platform.
*/
if
(
cpu_id
>=
PLATFORM_MAX_CPUS_PER_CLUSTER
)
return
-
1
;
return
PSCI_E_NOT_PRESENT
;
return
(
cpu_id
+
(
cluster_id
*
4
));
}
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/include/drivers/flowctrl.h
View file @
0f22bef3
/*
* Copyright (c) 2015, ARM Limited and Contributors. All rights reserved.
* Copyright (c) 2015
-2017
, ARM Limited and Contributors. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
...
...
@@ -34,34 +34,34 @@
#include <mmio.h>
#include <tegra_def.h>
#define FLOWCTRL_HALT_CPU0_EVENTS 0x0
#define FLOWCTRL_WAITEVENT (2 << 29)
#define FLOWCTRL_WAIT_FOR_INTERRUPT (4 << 29)
#define FLOWCTRL_JTAG_RESUME (1 << 28)
#define FLOWCTRL_HALT_SCLK (1 << 27)
#define FLOWCTRL_HALT_LIC_IRQ (1 << 11)
#define FLOWCTRL_HALT_LIC_FIQ (1 << 10)
#define FLOWCTRL_HALT_GIC_IRQ (1 << 9)
#define FLOWCTRL_HALT_GIC_FIQ (1 << 8)
#define FLOWCTRL_HALT_BPMP_EVENTS 0x4
#define FLOWCTRL_CPU0_CSR 0x8
#define FLOW_CTRL_CSR_PWR_OFF_STS (1 << 16)
#define FLOWCTRL_CSR_INTR_FLAG (1 << 15)
#define FLOWCTRL_CSR_EVENT_FLAG (1 << 14)
#define FLOWCTRL_CSR_IMMEDIATE_WAKE (1 << 3)
#define FLOWCTRL_CSR_ENABLE (1 << 0)
#define FLOWCTRL_HALT_CPU1_EVENTS 0x14
#define FLOWCTRL_CPU1_CSR 0x18
#define FLOWCTRL_CC4_CORE0_CTRL 0x6c
#define FLOWCTRL_WAIT_WFI_BITMAP 0x100
#define FLOWCTRL_L2_FLUSH_CONTROL 0x94
#define FLOWCTRL_BPMP_CLUSTER_CONTROL 0x98
#define FLOWCTRL_BPMP_CLUSTER_PWRON_LOCK (1 << 2)
#define FLOWCTRL_HALT_CPU0_EVENTS 0x0
U
#define FLOWCTRL_WAITEVENT (2
U
<< 29)
#define FLOWCTRL_WAIT_FOR_INTERRUPT (4
U
<< 29)
#define FLOWCTRL_JTAG_RESUME (1
U
<< 28)
#define FLOWCTRL_HALT_SCLK (1
U
<< 27)
#define FLOWCTRL_HALT_LIC_IRQ (1
U
<< 11)
#define FLOWCTRL_HALT_LIC_FIQ (1
U
<< 10)
#define FLOWCTRL_HALT_GIC_IRQ (1
U
<< 9)
#define FLOWCTRL_HALT_GIC_FIQ (1
U
<< 8)
#define FLOWCTRL_HALT_BPMP_EVENTS 0x4
U
#define FLOWCTRL_CPU0_CSR 0x8
U
#define FLOW_CTRL_CSR_PWR_OFF_STS (1
U
<< 16)
#define FLOWCTRL_CSR_INTR_FLAG (1
U
<< 15)
#define FLOWCTRL_CSR_EVENT_FLAG (1
U
<< 14)
#define FLOWCTRL_CSR_IMMEDIATE_WAKE (1
U
<< 3)
#define FLOWCTRL_CSR_ENABLE (1
U
<< 0)
#define FLOWCTRL_HALT_CPU1_EVENTS 0x14
U
#define FLOWCTRL_CPU1_CSR 0x18
U
#define FLOWCTRL_CC4_CORE0_CTRL 0x6c
U
#define FLOWCTRL_WAIT_WFI_BITMAP 0x100
U
#define FLOWCTRL_L2_FLUSH_CONTROL 0x94
U
#define FLOWCTRL_BPMP_CLUSTER_CONTROL 0x98
U
#define FLOWCTRL_BPMP_CLUSTER_PWRON_LOCK (1
U
<< 2)
#define FLOWCTRL_ENABLE_EXT 12
#define FLOWCTRL_ENABLE_EXT_MASK 3
#define FLOWCTRL_PG_CPU_NONCPU 0x1
#define FLOWCTRL_TURNOFF_CPURAIL 0x2
#define FLOWCTRL_ENABLE_EXT 12
U
#define FLOWCTRL_ENABLE_EXT_MASK 3
U
#define FLOWCTRL_PG_CPU_NONCPU 0x1
U
#define FLOWCTRL_TURNOFF_CPURAIL 0x2
U
static
inline
uint32_t
tegra_fc_read_32
(
uint32_t
off
)
{
...
...
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/include/drivers/mce.h
0 → 100644
View file @
0f22bef3
/*
* Copyright (c) 2016-2017, ARM Limited and Contributors. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* Redistributions of source code must retain the above copyright notice, this
* list of conditions and the following disclaimer.
*
* Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* Neither the name of ARM nor the names of its contributors may be used
* to endorse or promote products derived from this software without specific
* prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef __MCE_H__
#define __MCE_H__
#include <mmio.h>
#include <tegra_def.h>
/*******************************************************************************
* MCE commands
******************************************************************************/
typedef
enum
mce_cmd
{
MCE_CMD_ENTER_CSTATE
=
0U
,
MCE_CMD_UPDATE_CSTATE_INFO
=
1U
,
MCE_CMD_UPDATE_CROSSOVER_TIME
=
2U
,
MCE_CMD_READ_CSTATE_STATS
=
3U
,
MCE_CMD_WRITE_CSTATE_STATS
=
4U
,
MCE_CMD_IS_SC7_ALLOWED
=
5U
,
MCE_CMD_ONLINE_CORE
=
6U
,
MCE_CMD_CC3_CTRL
=
7U
,
MCE_CMD_ECHO_DATA
=
8U
,
MCE_CMD_READ_VERSIONS
=
9U
,
MCE_CMD_ENUM_FEATURES
=
10U
,
MCE_CMD_ROC_FLUSH_CACHE_TRBITS
=
11U
,
MCE_CMD_ENUM_READ_MCA
=
12U
,
MCE_CMD_ENUM_WRITE_MCA
=
13U
,
MCE_CMD_ROC_FLUSH_CACHE
=
14U
,
MCE_CMD_ROC_CLEAN_CACHE
=
15U
,
MCE_CMD_ENABLE_LATIC
=
16U
,
MCE_CMD_UNCORE_PERFMON_REQ
=
17U
,
MCE_CMD_MISC_CCPLEX
=
18U
,
MCE_CMD_IS_CCX_ALLOWED
=
0xFEU
,
MCE_CMD_MAX
=
0xFFU
,
}
mce_cmd_t
;
#define MCE_CMD_MASK 0xFFU
/*******************************************************************************
* Timeout value used to powerdown a core
******************************************************************************/
#define MCE_CORE_SLEEP_TIME_INFINITE 0xFFFFFFFFU
/*******************************************************************************
* Struct to prepare UPDATE_CSTATE_INFO request
******************************************************************************/
typedef
struct
mce_cstate_info
{
/* cluster cstate value */
uint32_t
cluster
;
/* ccplex cstate value */
uint32_t
ccplex
;
/* system cstate value */
uint32_t
system
;
/* force system state? */
uint8_t
system_state_force
;
/* wake mask value */
uint32_t
wake_mask
;
/* update the wake mask? */
uint8_t
update_wake_mask
;
}
mce_cstate_info_t
;
/* public interfaces */
int
mce_command_handler
(
mce_cmd_t
cmd
,
uint64_t
arg0
,
uint64_t
arg1
,
uint64_t
arg2
);
int
mce_update_reset_vector
(
void
);
int
mce_update_gsc_videomem
(
void
);
int
mce_update_gsc_tzdram
(
void
);
int
mce_update_gsc_tzram
(
void
);
__dead2
void
mce_enter_ccplex_state
(
uint32_t
state_idx
);
void
mce_update_cstate_info
(
mce_cstate_info_t
*
cstate
);
void
mce_verify_firmware_version
(
void
);
#endif
/* __MCE_H__ */
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/include/drivers/memctrl.h
View file @
0f22bef3
/*
* Copyright (c) 2015-201
6
, ARM Limited and Contributors. All rights reserved.
* Copyright (c) 2015-201
7
, ARM Limited and Contributors. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
...
...
@@ -36,5 +36,6 @@ void tegra_memctrl_restore_settings(void);
void
tegra_memctrl_tzdram_setup
(
uint64_t
phys_base
,
uint32_t
size_in_bytes
);
void
tegra_memctrl_tzram_setup
(
uint64_t
phys_base
,
uint32_t
size_in_bytes
);
void
tegra_memctrl_videomem_setup
(
uint64_t
phys_base
,
uint32_t
size_in_bytes
);
void
tegra_memctrl_disable_ahb_redirection
(
void
);
#endif
/* __MEMCTRL_H__ */
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/include/drivers/memctrl_v1.h
View file @
0f22bef3
/*
* Copyright (c) 2015-201
6
, ARM Limited and Contributors. All rights reserved.
* Copyright (c) 2015-201
7
, ARM Limited and Contributors. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
...
...
@@ -35,31 +35,38 @@
#include <tegra_def.h>
/* SMMU registers */
#define MC_SMMU_CONFIG_0 0x10
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_DISABLE 0
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_ENABLE 1
#define MC_SMMU_TLB_CONFIG_0 0x14
#define MC_SMMU_TLB_CONFIG_0_RESET_VAL 0x20000010
#define MC_SMMU_PTC_CONFIG_0 0x18
#define MC_SMMU_PTC_CONFIG_0_RESET_VAL 0x2000003f
#define MC_SMMU_TLB_FLUSH_0 0x30
#define TLB_FLUSH_VA_MATCH_ALL 0
#define TLB_FLUSH_ASID_MATCH_DISABLE 0
#define TLB_FLUSH_ASID_MATCH_SHIFT 31
#define MC_SMMU_CONFIG_0 0x10
U
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_DISABLE 0
U
#define MC_SMMU_CONFIG_0_SMMU_ENABLE_ENABLE 1
U
#define MC_SMMU_TLB_CONFIG_0 0x14
U
#define MC_SMMU_TLB_CONFIG_0_RESET_VAL 0x20000010
U
#define MC_SMMU_PTC_CONFIG_0 0x18
U
#define MC_SMMU_PTC_CONFIG_0_RESET_VAL 0x2000003f
U
#define MC_SMMU_TLB_FLUSH_0 0x30
U
#define TLB_FLUSH_VA_MATCH_ALL 0
U
#define TLB_FLUSH_ASID_MATCH_DISABLE 0
U
#define TLB_FLUSH_ASID_MATCH_SHIFT 31
U
#define MC_SMMU_TLB_FLUSH_ALL \
(TLB_FLUSH_VA_MATCH_ALL | \
(TLB_FLUSH_ASID_MATCH_DISABLE << TLB_FLUSH_ASID_MATCH_SHIFT))
#define MC_SMMU_PTC_FLUSH_0 0x34
#define MC_SMMU_PTC_FLUSH_ALL 0
#define MC_SMMU_ASID_SECURITY_0 0x38
#define MC_SMMU_ASID_SECURITY 0
#define MC_SMMU_TRANSLATION_ENABLE_0_0 0x228
#define MC_SMMU_TRANSLATION_ENABLE_1_0 0x22c
#define MC_SMMU_TRANSLATION_ENABLE_2_0 0x230
#define MC_SMMU_TRANSLATION_ENABLE_3_0 0x234
#define MC_SMMU_TRANSLATION_ENABLE_4_0 0xb98
#define MC_SMMU_PTC_FLUSH_0 0x34
U
#define MC_SMMU_PTC_FLUSH_ALL 0
U
#define MC_SMMU_ASID_SECURITY_0 0x38
U
#define MC_SMMU_ASID_SECURITY 0
U
#define MC_SMMU_TRANSLATION_ENABLE_0_0 0x228
U
#define MC_SMMU_TRANSLATION_ENABLE_1_0 0x22c
U
#define MC_SMMU_TRANSLATION_ENABLE_2_0 0x230
U
#define MC_SMMU_TRANSLATION_ENABLE_3_0 0x234
U
#define MC_SMMU_TRANSLATION_ENABLE_4_0 0xb98
U
#define MC_SMMU_TRANSLATION_ENABLE (~0)
/* MC IRAM aperture registers */
#define MC_IRAM_BASE_LO 0x65CU
#define MC_IRAM_TOP_LO 0x660U
#define MC_IRAM_BASE_TOP_HI 0x980U
#define MC_IRAM_REG_CTRL 0x964U
#define MC_DISABLE_IRAM_CFG_WRITES 1U
static
inline
uint32_t
tegra_mc_read_32
(
uint32_t
off
)
{
return
mmio_read_32
(
TEGRA_MC_BASE
+
off
);
...
...
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/include/drivers/memctrl_v2.h
View file @
0f22bef3
/*
* Copyright (c) 2015-201
6
, ARM Limited and Contributors. All rights reserved.
* Copyright (c) 2015-201
7
, ARM Limited and Contributors. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
...
...
@@ -33,6 +33,10 @@
#include <tegra_def.h>
#ifndef __ASSEMBLY__
#include <sys/types.h>
/*******************************************************************************
* StreamID to indicate no SMMU translations (requests to be steered on the
* SMMU bypass path)
...
...
@@ -42,19 +46,18 @@
/*******************************************************************************
* Stream ID Override Config registers
******************************************************************************/
#define MC_STREAMID_OVERRIDE_CFG_PTCR 0x0
#define MC_STREAMID_OVERRIDE_CFG_AFIR 0x70
#define MC_STREAMID_OVERRIDE_CFG_HDAR 0xA8
#define MC_STREAMID_OVERRIDE_CFG_HOST1XDMAR 0xB0
#define MC_STREAMID_OVERRIDE_CFG_NVENCSRD 0xE0
#define MC_STREAMID_OVERRIDE_CFG_SATAR 0xF8
#define MC_STREAMID_OVERRIDE_CFG_PTCR 0x0
00
#define MC_STREAMID_OVERRIDE_CFG_AFIR 0x
0
70
#define MC_STREAMID_OVERRIDE_CFG_HDAR 0x
0
A8
#define MC_STREAMID_OVERRIDE_CFG_HOST1XDMAR 0x
0
B0
#define MC_STREAMID_OVERRIDE_CFG_NVENCSRD 0x
0
E0
#define MC_STREAMID_OVERRIDE_CFG_SATAR 0x
0
F8
#define MC_STREAMID_OVERRIDE_CFG_MPCORER 0x138
#define MC_STREAMID_OVERRIDE_CFG_NVENCSWR 0x158
#define MC_STREAMID_OVERRIDE_CFG_AFIW 0x188
#define MC_STREAMID_OVERRIDE_CFG_
SAT
AW 0x1
E
8
#define MC_STREAMID_OVERRIDE_CFG_
HD
AW 0x1
A
8
#define MC_STREAMID_OVERRIDE_CFG_MPCOREW 0x1C8
#define MC_STREAMID_OVERRIDE_CFG_SATAW 0x1E8
#define MC_STREAMID_OVERRIDE_CFG_HDAW 0x1A8
#define MC_STREAMID_OVERRIDE_CFG_ISPRA 0x220
#define MC_STREAMID_OVERRIDE_CFG_ISPWA 0x230
#define MC_STREAMID_OVERRIDE_CFG_ISPWB 0x238
...
...
@@ -117,94 +120,9 @@
#define MC_STREAMID_OVERRIDE_CFG_NVDECSRD1 0x518
/*******************************************************************************
*
Stream ID
Security
Confi
g register
s
*
Macro to calculate
Security
cf
g register
addr from StreamID Override register
******************************************************************************/
#define MC_STREAMID_SECURITY_CFG_PTCR 0x4
#define MC_STREAMID_SECURITY_CFG_AFIR 0x74
#define MC_STREAMID_SECURITY_CFG_HDAR 0xAC
#define MC_STREAMID_SECURITY_CFG_HOST1XDMAR 0xB4
#define MC_STREAMID_SECURITY_CFG_NVENCSRD 0xE4
#define MC_STREAMID_SECURITY_CFG_SATAR 0xFC
#define MC_STREAMID_SECURITY_CFG_HDAW 0x1AC
#define MC_STREAMID_SECURITY_CFG_MPCORER 0x13C
#define MC_STREAMID_SECURITY_CFG_NVENCSWR 0x15C
#define MC_STREAMID_SECURITY_CFG_AFIW 0x18C
#define MC_STREAMID_SECURITY_CFG_MPCOREW 0x1CC
#define MC_STREAMID_SECURITY_CFG_SATAW 0x1EC
#define MC_STREAMID_SECURITY_CFG_ISPRA 0x224
#define MC_STREAMID_SECURITY_CFG_ISPWA 0x234
#define MC_STREAMID_SECURITY_CFG_ISPWB 0x23C
#define MC_STREAMID_SECURITY_CFG_XUSB_HOSTR 0x254
#define MC_STREAMID_SECURITY_CFG_XUSB_HOSTW 0x25C
#define MC_STREAMID_SECURITY_CFG_XUSB_DEVR 0x264
#define MC_STREAMID_SECURITY_CFG_XUSB_DEVW 0x26C
#define MC_STREAMID_SECURITY_CFG_TSECSRD 0x2A4
#define MC_STREAMID_SECURITY_CFG_TSECSWR 0x2AC
#define MC_STREAMID_SECURITY_CFG_GPUSRD 0x2C4
#define MC_STREAMID_SECURITY_CFG_GPUSWR 0x2CC
#define MC_STREAMID_SECURITY_CFG_SDMMCRA 0x304
#define MC_STREAMID_SECURITY_CFG_SDMMCRAA 0x30C
#define MC_STREAMID_SECURITY_CFG_SDMMCR 0x314
#define MC_STREAMID_SECURITY_CFG_SDMMCRAB 0x31C
#define MC_STREAMID_SECURITY_CFG_SDMMCWA 0x324
#define MC_STREAMID_SECURITY_CFG_SDMMCWAA 0x32C
#define MC_STREAMID_SECURITY_CFG_SDMMCW 0x334
#define MC_STREAMID_SECURITY_CFG_SDMMCWAB 0x33C
#define MC_STREAMID_SECURITY_CFG_VICSRD 0x364
#define MC_STREAMID_SECURITY_CFG_VICSWR 0x36C
#define MC_STREAMID_SECURITY_CFG_VIW 0x394
#define MC_STREAMID_SECURITY_CFG_NVDECSRD 0x3C4
#define MC_STREAMID_SECURITY_CFG_NVDECSWR 0x3CC
#define MC_STREAMID_SECURITY_CFG_APER 0x3D4
#define MC_STREAMID_SECURITY_CFG_APEW 0x3DC
#define MC_STREAMID_SECURITY_CFG_NVJPGSRD 0x3F4
#define MC_STREAMID_SECURITY_CFG_NVJPGSWR 0x3FC
#define MC_STREAMID_SECURITY_CFG_SESRD 0x404
#define MC_STREAMID_SECURITY_CFG_SESWR 0x40C
#define MC_STREAMID_SECURITY_CFG_ETRR 0x424
#define MC_STREAMID_SECURITY_CFG_ETRW 0x42C
#define MC_STREAMID_SECURITY_CFG_TSECSRDB 0x434
#define MC_STREAMID_SECURITY_CFG_TSECSWRB 0x43C
#define MC_STREAMID_SECURITY_CFG_GPUSRD2 0x444
#define MC_STREAMID_SECURITY_CFG_GPUSWR2 0x44C
#define MC_STREAMID_SECURITY_CFG_AXISR 0x464
#define MC_STREAMID_SECURITY_CFG_AXISW 0x46C
#define MC_STREAMID_SECURITY_CFG_EQOSR 0x474
#define MC_STREAMID_SECURITY_CFG_EQOSW 0x47C
#define MC_STREAMID_SECURITY_CFG_UFSHCR 0x484
#define MC_STREAMID_SECURITY_CFG_UFSHCW 0x48C
#define MC_STREAMID_SECURITY_CFG_NVDISPLAYR 0x494
#define MC_STREAMID_SECURITY_CFG_BPMPR 0x49C
#define MC_STREAMID_SECURITY_CFG_BPMPW 0x4A4
#define MC_STREAMID_SECURITY_CFG_BPMPDMAR 0x4AC
#define MC_STREAMID_SECURITY_CFG_BPMPDMAW 0x4B4
#define MC_STREAMID_SECURITY_CFG_AONR 0x4BC
#define MC_STREAMID_SECURITY_CFG_AONW 0x4C4
#define MC_STREAMID_SECURITY_CFG_AONDMAR 0x4CC
#define MC_STREAMID_SECURITY_CFG_AONDMAW 0x4D4
#define MC_STREAMID_SECURITY_CFG_SCER 0x4DC
#define MC_STREAMID_SECURITY_CFG_SCEW 0x4E4
#define MC_STREAMID_SECURITY_CFG_SCEDMAR 0x4EC
#define MC_STREAMID_SECURITY_CFG_SCEDMAW 0x4F4
#define MC_STREAMID_SECURITY_CFG_APEDMAR 0x4FC
#define MC_STREAMID_SECURITY_CFG_APEDMAW 0x504
#define MC_STREAMID_SECURITY_CFG_NVDISPLAYR1 0x50C
#define MC_STREAMID_SECURITY_CFG_VICSRD1 0x514
#define MC_STREAMID_SECURITY_CFG_NVDECSRD1 0x51C
/*******************************************************************************
* Memory Controller SMMU Bypass config register
******************************************************************************/
#define MC_SMMU_BYPASS_CONFIG 0x1820
#define MC_SMMU_BYPASS_CTRL_MASK 0x3
#define MC_SMMU_BYPASS_CTRL_SHIFT 0
#define MC_SMMU_CTRL_TBU_BYPASS_ALL (0 << MC_SMMU_BYPASS_CTRL_SHIFT)
#define MC_SMMU_CTRL_TBU_RSVD (1 << MC_SMMU_BYPASS_CTRL_SHIFT)
#define MC_SMMU_CTRL_TBU_BYPASS_SPL_STREAMID (2 << MC_SMMU_BYPASS_CTRL_SHIFT)
#define MC_SMMU_CTRL_TBU_BYPASS_NONE (3 << MC_SMMU_BYPASS_CTRL_SHIFT)
#define MC_SMMU_BYPASS_CONFIG_WRITE_ACCESS_BIT (1 << 31)
#define MC_SMMU_BYPASS_CONFIG_SETTINGS (MC_SMMU_BYPASS_CONFIG_WRITE_ACCESS_BIT | \
MC_SMMU_CTRL_TBU_BYPASS_SPL_STREAMID)
#define MC_STREAMID_OVERRIDE_TO_SECURITY_CFG(addr) (addr + sizeof(uint32_t))
/*******************************************************************************
* Memory Controller transaction override config registers
...
...
@@ -282,24 +200,6 @@
#define MC_TXN_OVERRIDE_CONFIG_AFIW 0x1188
#define MC_TXN_OVERRIDE_CONFIG_SCEW 0x14e0
#define MC_TXN_OVERRIDE_CONFIG_AXID_OVERRIDE_CGID (1 << 0)
#define MC_TXN_OVERRIDE_CONFIG_COH_PATH_OVERRIDE_SO_DEV (2 << 4)
#define MC_TXN_OVERRIDE_CONFIG_AXID_OVERRIDE_SO_DEV_CGID_SO_DEV_CLIENT (1 << 12)
/*******************************************************************************
* Non-SO_DEV transactions override values for CGID_TAG bitfield for the
* MC_TXN_OVERRIDE_CONFIG_{module} registers
******************************************************************************/
#define MC_TXN_OVERRIDE_CGID_TAG_DEFAULT 0
#define MC_TXN_OVERRIDE_CGID_TAG_CLIENT_AXI_ID 1
#define MC_TXN_OVERRIDE_CGID_TAG_ZERO 2
#define MC_TXN_OVERRIDE_CGID_TAG_ADR 3
#define MC_TXN_OVERRIDE_CGID_TAG_MASK 3
#ifndef __ASSEMBLY__
#include <sys/types.h>
/*******************************************************************************
* Structure to hold the transaction override settings to use to override
* client inputs
...
...
@@ -344,14 +244,55 @@ typedef struct mc_streamid_security_cfg {
#define mc_make_sec_cfg(off, ns, ovrrd, access) \
{ \
.name = # off, \
.offset = MC_STREAMID_SECURITY_CFG_ ## off, \
.offset = MC_STREAMID_OVERRIDE_TO_SECURITY_CFG( \
MC_STREAMID_OVERRIDE_CFG_ ## off), \
.override_client_ns_flag = CLIENT_FLAG_ ## ns, \
.override_client_inputs = CLIENT_INPUTS_ ## ovrrd, \
.override_enable = OVERRIDE_ ## access \
}
/*******************************************************************************
* Structure to hold Memory Controller's Configuration settings
******************************************************************************/
typedef
struct
tegra_mc_settings
{
const
uint32_t
*
streamid_override_cfg
;
uint32_t
num_streamid_override_cfgs
;
const
mc_streamid_security_cfg_t
*
streamid_security_cfg
;
uint32_t
num_streamid_security_cfgs
;
const
mc_txn_override_cfg_t
*
txn_override_cfg
;
uint32_t
num_txn_override_cfgs
;
}
tegra_mc_settings_t
;
#endif
/* __ASSEMBLY__ */
/*******************************************************************************
* Memory Controller SMMU Bypass config register
******************************************************************************/
#define MC_SMMU_BYPASS_CONFIG 0x1820
#define MC_SMMU_BYPASS_CTRL_MASK 0x3
#define MC_SMMU_BYPASS_CTRL_SHIFT 0
#define MC_SMMU_CTRL_TBU_BYPASS_ALL (0 << MC_SMMU_BYPASS_CTRL_SHIFT)
#define MC_SMMU_CTRL_TBU_RSVD (1 << MC_SMMU_BYPASS_CTRL_SHIFT)
#define MC_SMMU_CTRL_TBU_BYPASS_SPL_STREAMID (2 << MC_SMMU_BYPASS_CTRL_SHIFT)
#define MC_SMMU_CTRL_TBU_BYPASS_NONE (3 << MC_SMMU_BYPASS_CTRL_SHIFT)
#define MC_SMMU_BYPASS_CONFIG_WRITE_ACCESS_BIT (1 << 31)
#define MC_SMMU_BYPASS_CONFIG_SETTINGS (MC_SMMU_BYPASS_CONFIG_WRITE_ACCESS_BIT | \
MC_SMMU_CTRL_TBU_BYPASS_SPL_STREAMID)
#define MC_TXN_OVERRIDE_CONFIG_AXID_OVERRIDE_CGID (1 << 0)
#define MC_TXN_OVERRIDE_CONFIG_COH_PATH_OVERRIDE_SO_DEV (2 << 4)
#define MC_TXN_OVERRIDE_CONFIG_AXID_OVERRIDE_SO_DEV_CGID_SO_DEV_CLIENT (1 << 12)
/*******************************************************************************
* Non-SO_DEV transactions override values for CGID_TAG bitfield for the
* MC_TXN_OVERRIDE_CONFIG_{module} registers
******************************************************************************/
#define MC_TXN_OVERRIDE_CGID_TAG_DEFAULT 0
#define MC_TXN_OVERRIDE_CGID_TAG_CLIENT_AXI_ID 1
#define MC_TXN_OVERRIDE_CGID_TAG_ZERO 2
#define MC_TXN_OVERRIDE_CGID_TAG_ADR 3
#define MC_TXN_OVERRIDE_CGID_TAG_MASK 3
/*******************************************************************************
* Memory Controller Reset Control registers
******************************************************************************/
...
...
@@ -548,6 +489,14 @@ static inline void tegra_mc_streamid_write_32(uint32_t off, uint32_t val)
MC_TXN_OVERRIDE_CONFIG_AXID_OVERRIDE_CGID | \
MC_TXN_OVERRIDE_CONFIG_AXID_OVERRIDE_SO_DEV_CGID_SO_DEV_CLIENT); \
}
/*******************************************************************************
* Handler to read memory configuration settings
*
* Implemented by SoCs under tegra/soc/txxx
******************************************************************************/
tegra_mc_settings_t
*
tegra_get_mc_settings
(
void
);
#endif
/* __ASSMEBLY__ */
#endif
/* __MEMCTRLV2_H__ */
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/include/drivers/pmc.h
View file @
0f22bef3
/*
* Copyright (c) 2015, ARM Limited and Contributors. All rights reserved.
* Copyright (c) 2015
-2017
, ARM Limited and Contributors. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
...
...
@@ -34,19 +34,19 @@
#include <mmio.h>
#include <tegra_def.h>
#define PMC_CONFIG 0x0
#define PMC_PWRGATE_STATUS 0x38
#define PMC_PWRGATE_TOGGLE 0x30
#define PMC_TOGGLE_START 0x100
#define PMC_SCRATCH39 0x138
#define PMC_SECURE_DISABLE2 0x2c4
#define PMC_SECURE_DISABLE2_WRITE22_ON (1 << 28)
#define PMC_SECURE_SCRATCH22 0x338
#define PMC_SECURE_DISABLE3 0x2d8
#define PMC_SECURE_DISABLE3_WRITE34_ON (1 << 20)
#define PMC_SECURE_DISABLE3_WRITE35_ON (1 << 22)
#define PMC_SECURE_SCRATCH34 0x368
#define PMC_SECURE_SCRATCH35 0x36c
#define PMC_CONFIG 0x0
U
#define PMC_PWRGATE_STATUS 0x38
U
#define PMC_PWRGATE_TOGGLE 0x30
U
#define PMC_TOGGLE_START 0x100
U
#define PMC_SCRATCH39 0x138
U
#define PMC_SECURE_DISABLE2 0x2c4
U
#define PMC_SECURE_DISABLE2_WRITE22_ON (1
U
<< 28)
#define PMC_SECURE_SCRATCH22 0x338
U
#define PMC_SECURE_DISABLE3 0x2d8
U
#define PMC_SECURE_DISABLE3_WRITE34_ON (1
U
<< 20)
#define PMC_SECURE_DISABLE3_WRITE35_ON (1
U
<< 22)
#define PMC_SECURE_SCRATCH34 0x368
U
#define PMC_SECURE_SCRATCH35 0x36c
U
static
inline
uint32_t
tegra_pmc_read_32
(
uint32_t
off
)
{
...
...
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/include/drivers/smmu.h
View file @
0f22bef3
/*
* Copyright (c) 2016, ARM Limited and Contributors. All rights reserved.
* Copyright (c) 2016
-2017
, ARM Limited and Contributors. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
...
...
@@ -31,609 +31,702 @@
#ifndef __SMMU_H
#define __SMMU_H
#include <memctrl_v2.h>
#include <mmio.h>
#include <tegra_def.h>
/*******************************************************************************
* SMMU Register constants
******************************************************************************/
#define SMMU_CBn_SCTLR (0x0)
#define SMMU_CBn_SCTLR_STAGE2 (0x0)
#define SMMU_CBn_ACTLR (0x4)
#define SMMU_CBn_RESUME (0x8)
#define SMMU_CBn_TCR2 (0x10)
#define SMMU_CBn_TTBR0_LO (0x20)
#define SMMU_CBn_TTBR0_HI (0x24)
#define SMMU_CBn_TTBR1_LO (0x28)
#define SMMU_CBn_TTBR1_HI (0x2c)
#define SMMU_CBn_TCR_LPAE (0x30)
#define SMMU_CBn_TCR (0x30)
#define SMMU_CBn_TCR_EAE_1 (0x30)
#define SMMU_CBn_TCR (0x30)
#define SMMU_CBn_CONTEXTIDR (0x34)
#define SMMU_CBn_CONTEXTIDR_EAE_1 (0x34)
#define SMMU_CBn_PRRR_MAIR0 (0x38)
#define SMMU_CBn_NMRR_MAIR1 (0x3c)
#define SMMU_CBn_SMMU_CBn_PAR (0x50)
#define SMMU_CBn_SMMU_CBn_PAR0 (0x50)
#define SMMU_CBn_SMMU_CBn_PAR1 (0x54)
/* SMMU_CBn_SMMU_CBn_PAR0_Fault (0x50) */
/* SMMU_CBn_SMMU_CBn_PAR0_Fault (0x54) */
#define SMMU_CBn_FSR (0x58)
#define SMMU_CBn_FSRRESTORE (0x5c)
#define SMMU_CBn_FAR_LO (0x60)
#define SMMU_CBn_FAR_HI (0x64)
#define SMMU_CBn_FSYNR0 (0x68)
#define SMMU_CBn_IPAFAR_LO (0x70)
#define SMMU_CBn_IPAFAR_HI (0x74)
#define SMMU_CBn_TLBIVA_LO (0x600)
#define SMMU_CBn_TLBIVA_HI (0x604)
#define SMMU_CBn_TLBIVA_AARCH_32 (0x600)
#define SMMU_CBn_TLBIVAA_LO (0x608)
#define SMMU_CBn_TLBIVAA_HI (0x60c)
#define SMMU_CBn_TLBIVAA_AARCH_32 (0x608)
#define SMMU_CBn_TLBIASID (0x610)
#define SMMU_CBn_TLBIALL (0x618)
#define SMMU_CBn_TLBIVAL_LO (0x620)
#define SMMU_CBn_TLBIVAL_HI (0x624)
#define SMMU_CBn_TLBIVAL_AARCH_32 (0x618)
#define SMMU_CBn_TLBIVAAL_LO (0x628)
#define SMMU_CBn_TLBIVAAL_HI (0x62c)
#define SMMU_CBn_TLBIVAAL_AARCH_32 (0x628)
#define SMMU_CBn_TLBIIPAS2_LO (0x630)
#define SMMU_CBn_TLBIIPAS2_HI (0x634)
#define SMMU_CBn_TLBIIPAS2L_LO (0x638)
#define SMMU_CBn_TLBIIPAS2L_HI (0x63c)
#define SMMU_CBn_TLBSYNC (0x7f0)
#define SMMU_CBn_TLBSTATUS (0x7f4)
#define SMMU_CBn_ATSR (0x800)
#define SMMU_CBn_PMEVCNTR0 (0xe00)
#define SMMU_CBn_PMEVCNTR1 (0xe04)
#define SMMU_CBn_PMEVCNTR2 (0xe08)
#define SMMU_CBn_PMEVCNTR3 (0xe0c)
#define SMMU_CBn_PMEVTYPER0 (0xe80)
#define SMMU_CBn_PMEVTYPER1 (0xe84)
#define SMMU_CBn_PMEVTYPER2 (0xe88)
#define SMMU_CBn_PMEVTYPER3 (0xe8c)
#define SMMU_CBn_PMCFGR (0xf00)
#define SMMU_CBn_PMCR (0xf04)
#define SMMU_CBn_PMCEID (0xf20)
#define SMMU_CBn_PMCNTENSE (0xf40)
#define SMMU_CBn_PMCNTENCLR (0xf44)
#define SMMU_CBn_PMCNTENSET (0xf48)
#define SMMU_CBn_PMINTENCLR (0xf4c)
#define SMMU_CBn_PMOVSCLR (0xf50)
#define SMMU_CBn_PMOVSSET (0xf58)
#define SMMU_CBn_PMAUTHSTATUS (0xfb8)
#define SMMU_GNSR0_CR0 (0x0)
#define SMMU_GNSR0_CR2 (0x8)
#define SMMU_GNSR0_ACR (0x10)
#define SMMU_GNSR0_IDR0 (0x20)
#define SMMU_GNSR0_IDR1 (0x24)
#define SMMU_GNSR0_IDR2 (0x28)
#define SMMU_GNSR0_IDR7 (0x3c)
#define SMMU_GNSR0_GFAR_LO (0x40)
#define SMMU_GNSR0_GFAR_HI (0x44)
#define SMMU_GNSR0_GFSR (0x48)
#define SMMU_GNSR0_GFSRRESTORE (0x4c)
#define SMMU_GNSR0_GFSYNR0 (0x50)
#define SMMU_GNSR0_GFSYNR1 (0x54)
#define SMMU_GNSR0_GFSYNR1_v2 (0x54)
#define SMMU_GNSR0_TLBIVMID (0x64)
#define SMMU_GNSR0_TLBIALLNSNH (0x68)
#define SMMU_GNSR0_TLBIALLH (0x6c)
#define SMMU_GNSR0_TLBGSYNC (0x70)
#define SMMU_GNSR0_TLBGSTATUS (0x74)
#define SMMU_GNSR0_TLBIVAH_LO (0x78)
#define SMMU_GNSR0_TLBIVALH64_LO (0xb0)
#define SMMU_GNSR0_TLBIVALH64_HI (0xb4)
#define SMMU_GNSR0_TLBIVMIDS1 (0xb8)
#define SMMU_GNSR0_TLBIVAH64_LO (0xc0)
#define SMMU_GNSR0_TLBIVAH64_HI (0xc4)
#define SMMU_GNSR0_SMR0 (0x800)
#define SMMU_GNSR0_SMRn (0x800)
#define SMMU_GNSR0_SMR1 (0x804)
#define SMMU_GNSR0_SMR2 (0x808)
#define SMMU_GNSR0_SMR3 (0x80c)
#define SMMU_GNSR0_SMR4 (0x810)
#define SMMU_GNSR0_SMR5 (0x814)
#define SMMU_GNSR0_SMR6 (0x818)
#define SMMU_GNSR0_SMR7 (0x81c)
#define SMMU_GNSR0_SMR8 (0x820)
#define SMMU_GNSR0_SMR9 (0x824)
#define SMMU_GNSR0_SMR10 (0x828)
#define SMMU_GNSR0_SMR11 (0x82c)
#define SMMU_GNSR0_SMR12 (0x830)
#define SMMU_GNSR0_SMR13 (0x834)
#define SMMU_GNSR0_SMR14 (0x838)
#define SMMU_GNSR0_SMR15 (0x83c)
#define SMMU_GNSR0_SMR16 (0x840)
#define SMMU_GNSR0_SMR17 (0x844)
#define SMMU_GNSR0_SMR18 (0x848)
#define SMMU_GNSR0_SMR19 (0x84c)
#define SMMU_GNSR0_SMR20 (0x850)
#define SMMU_GNSR0_SMR21 (0x854)
#define SMMU_GNSR0_SMR22 (0x858)
#define SMMU_GNSR0_SMR23 (0x85c)
#define SMMU_GNSR0_SMR24 (0x860)
#define SMMU_GNSR0_SMR25 (0x864)
#define SMMU_GNSR0_SMR26 (0x868)
#define SMMU_GNSR0_SMR27 (0x86c)
#define SMMU_GNSR0_SMR28 (0x870)
#define SMMU_GNSR0_SMR29 (0x874)
#define SMMU_GNSR0_SMR30 (0x878)
#define SMMU_GNSR0_SMR31 (0x87c)
#define SMMU_GNSR0_SMR32 (0x880)
#define SMMU_GNSR0_SMR33 (0x884)
#define SMMU_GNSR0_SMR34 (0x888)
#define SMMU_GNSR0_SMR35 (0x88c)
#define SMMU_GNSR0_SMR36 (0x890)
#define SMMU_GNSR0_SMR37 (0x894)
#define SMMU_GNSR0_SMR38 (0x898)
#define SMMU_GNSR0_SMR39 (0x89c)
#define SMMU_GNSR0_SMR40 (0x8a0)
#define SMMU_GNSR0_SMR41 (0x8a4)
#define SMMU_GNSR0_SMR42 (0x8a8)
#define SMMU_GNSR0_SMR43 (0x8ac)
#define SMMU_GNSR0_SMR44 (0x8b0)
#define SMMU_GNSR0_SMR45 (0x8b4)
#define SMMU_GNSR0_SMR46 (0x8b8)
#define SMMU_GNSR0_SMR47 (0x8bc)
#define SMMU_GNSR0_SMR48 (0x8c0)
#define SMMU_GNSR0_SMR49 (0x8c4)
#define SMMU_GNSR0_SMR50 (0x8c8)
#define SMMU_GNSR0_SMR51 (0x8cc)
#define SMMU_GNSR0_SMR52 (0x8d0)
#define SMMU_GNSR0_SMR53 (0x8d4)
#define SMMU_GNSR0_SMR54 (0x8d8)
#define SMMU_GNSR0_SMR55 (0x8dc)
#define SMMU_GNSR0_SMR56 (0x8e0)
#define SMMU_GNSR0_SMR57 (0x8e4)
#define SMMU_GNSR0_SMR58 (0x8e8)
#define SMMU_GNSR0_SMR59 (0x8ec)
#define SMMU_GNSR0_SMR60 (0x8f0)
#define SMMU_GNSR0_SMR61 (0x8f4)
#define SMMU_GNSR0_SMR62 (0x8f8)
#define SMMU_GNSR0_SMR63 (0x8fc)
#define SMMU_GNSR0_SMR64 (0x900)
#define SMMU_GNSR0_SMR65 (0x904)
#define SMMU_GNSR0_SMR66 (0x908)
#define SMMU_GNSR0_SMR67 (0x90c)
#define SMMU_GNSR0_SMR68 (0x910)
#define SMMU_GNSR0_SMR69 (0x914)
#define SMMU_GNSR0_SMR70 (0x918)
#define SMMU_GNSR0_SMR71 (0x91c)
#define SMMU_GNSR0_SMR72 (0x920)
#define SMMU_GNSR0_SMR73 (0x924)
#define SMMU_GNSR0_SMR74 (0x928)
#define SMMU_GNSR0_SMR75 (0x92c)
#define SMMU_GNSR0_SMR76 (0x930)
#define SMMU_GNSR0_SMR77 (0x934)
#define SMMU_GNSR0_SMR78 (0x938)
#define SMMU_GNSR0_SMR79 (0x93c)
#define SMMU_GNSR0_SMR80 (0x940)
#define SMMU_GNSR0_SMR81 (0x944)
#define SMMU_GNSR0_SMR82 (0x948)
#define SMMU_GNSR0_SMR83 (0x94c)
#define SMMU_GNSR0_SMR84 (0x950)
#define SMMU_GNSR0_SMR85 (0x954)
#define SMMU_GNSR0_SMR86 (0x958)
#define SMMU_GNSR0_SMR87 (0x95c)
#define SMMU_GNSR0_SMR88 (0x960)
#define SMMU_GNSR0_SMR89 (0x964)
#define SMMU_GNSR0_SMR90 (0x968)
#define SMMU_GNSR0_SMR91 (0x96c)
#define SMMU_GNSR0_SMR92 (0x970)
#define SMMU_GNSR0_SMR93 (0x974)
#define SMMU_GNSR0_SMR94 (0x978)
#define SMMU_GNSR0_SMR95 (0x97c)
#define SMMU_GNSR0_SMR96 (0x980)
#define SMMU_GNSR0_SMR97 (0x984)
#define SMMU_GNSR0_SMR98 (0x988)
#define SMMU_GNSR0_SMR99 (0x98c)
#define SMMU_GNSR0_SMR100 (0x990)
#define SMMU_GNSR0_SMR101 (0x994)
#define SMMU_GNSR0_SMR102 (0x998)
#define SMMU_GNSR0_SMR103 (0x99c)
#define SMMU_GNSR0_SMR104 (0x9a0)
#define SMMU_GNSR0_SMR105 (0x9a4)
#define SMMU_GNSR0_SMR106 (0x9a8)
#define SMMU_GNSR0_SMR107 (0x9ac)
#define SMMU_GNSR0_SMR108 (0x9b0)
#define SMMU_GNSR0_SMR109 (0x9b4)
#define SMMU_GNSR0_SMR110 (0x9b8)
#define SMMU_GNSR0_SMR111 (0x9bc)
#define SMMU_GNSR0_SMR112 (0x9c0)
#define SMMU_GNSR0_SMR113 (0x9c4)
#define SMMU_GNSR0_SMR114 (0x9c8)
#define SMMU_GNSR0_SMR115 (0x9cc)
#define SMMU_GNSR0_SMR116 (0x9d0)
#define SMMU_GNSR0_SMR117 (0x9d4)
#define SMMU_GNSR0_SMR118 (0x9d8)
#define SMMU_GNSR0_SMR119 (0x9dc)
#define SMMU_GNSR0_SMR120 (0x9e0)
#define SMMU_GNSR0_SMR121 (0x9e4)
#define SMMU_GNSR0_SMR122 (0x9e8)
#define SMMU_GNSR0_SMR123 (0x9ec)
#define SMMU_GNSR0_SMR124 (0x9f0)
#define SMMU_GNSR0_SMR125 (0x9f4)
#define SMMU_GNSR0_SMR126 (0x9f8)
#define SMMU_GNSR0_SMR127 (0x9fc)
#define SMMU_GNSR0_S2CR0 (0xc00)
#define SMMU_GNSR0_S2CRn (0xc00)
#define SMMU_GNSR0_S2CRn (0xc00)
#define SMMU_GNSR0_S2CR1 (0xc04)
#define SMMU_GNSR0_S2CR2 (0xc08)
#define SMMU_GNSR0_S2CR3 (0xc0c)
#define SMMU_GNSR0_S2CR4 (0xc10)
#define SMMU_GNSR0_S2CR5 (0xc14)
#define SMMU_GNSR0_S2CR6 (0xc18)
#define SMMU_GNSR0_S2CR7 (0xc1c)
#define SMMU_GNSR0_S2CR8 (0xc20)
#define SMMU_GNSR0_S2CR9 (0xc24)
#define SMMU_GNSR0_S2CR10 (0xc28)
#define SMMU_GNSR0_S2CR11 (0xc2c)
#define SMMU_GNSR0_S2CR12 (0xc30)
#define SMMU_GNSR0_S2CR13 (0xc34)
#define SMMU_GNSR0_S2CR14 (0xc38)
#define SMMU_GNSR0_S2CR15 (0xc3c)
#define SMMU_GNSR0_S2CR16 (0xc40)
#define SMMU_GNSR0_S2CR17 (0xc44)
#define SMMU_GNSR0_S2CR18 (0xc48)
#define SMMU_GNSR0_S2CR19 (0xc4c)
#define SMMU_GNSR0_S2CR20 (0xc50)
#define SMMU_GNSR0_S2CR21 (0xc54)
#define SMMU_GNSR0_S2CR22 (0xc58)
#define SMMU_GNSR0_S2CR23 (0xc5c)
#define SMMU_GNSR0_S2CR24 (0xc60)
#define SMMU_GNSR0_S2CR25 (0xc64)
#define SMMU_GNSR0_S2CR26 (0xc68)
#define SMMU_GNSR0_S2CR27 (0xc6c)
#define SMMU_GNSR0_S2CR28 (0xc70)
#define SMMU_GNSR0_S2CR29 (0xc74)
#define SMMU_GNSR0_S2CR30 (0xc78)
#define SMMU_GNSR0_S2CR31 (0xc7c)
#define SMMU_GNSR0_S2CR32 (0xc80)
#define SMMU_GNSR0_S2CR33 (0xc84)
#define SMMU_GNSR0_S2CR34 (0xc88)
#define SMMU_GNSR0_S2CR35 (0xc8c)
#define SMMU_GNSR0_S2CR36 (0xc90)
#define SMMU_GNSR0_S2CR37 (0xc94)
#define SMMU_GNSR0_S2CR38 (0xc98)
#define SMMU_GNSR0_S2CR39 (0xc9c)
#define SMMU_GNSR0_S2CR40 (0xca0)
#define SMMU_GNSR0_S2CR41 (0xca4)
#define SMMU_GNSR0_S2CR42 (0xca8)
#define SMMU_GNSR0_S2CR43 (0xcac)
#define SMMU_GNSR0_S2CR44 (0xcb0)
#define SMMU_GNSR0_S2CR45 (0xcb4)
#define SMMU_GNSR0_S2CR46 (0xcb8)
#define SMMU_GNSR0_S2CR47 (0xcbc)
#define SMMU_GNSR0_S2CR48 (0xcc0)
#define SMMU_GNSR0_S2CR49 (0xcc4)
#define SMMU_GNSR0_S2CR50 (0xcc8)
#define SMMU_GNSR0_S2CR51 (0xccc)
#define SMMU_GNSR0_S2CR52 (0xcd0)
#define SMMU_GNSR0_S2CR53 (0xcd4)
#define SMMU_GNSR0_S2CR54 (0xcd8)
#define SMMU_GNSR0_S2CR55 (0xcdc)
#define SMMU_GNSR0_S2CR56 (0xce0)
#define SMMU_GNSR0_S2CR57 (0xce4)
#define SMMU_GNSR0_S2CR58 (0xce8)
#define SMMU_GNSR0_S2CR59 (0xcec)
#define SMMU_GNSR0_S2CR60 (0xcf0)
#define SMMU_GNSR0_S2CR61 (0xcf4)
#define SMMU_GNSR0_S2CR62 (0xcf8)
#define SMMU_GNSR0_S2CR63 (0xcfc)
#define SMMU_GNSR0_S2CR64 (0xd00)
#define SMMU_GNSR0_S2CR65 (0xd04)
#define SMMU_GNSR0_S2CR66 (0xd08)
#define SMMU_GNSR0_S2CR67 (0xd0c)
#define SMMU_GNSR0_S2CR68 (0xd10)
#define SMMU_GNSR0_S2CR69 (0xd14)
#define SMMU_GNSR0_S2CR70 (0xd18)
#define SMMU_GNSR0_S2CR71 (0xd1c)
#define SMMU_GNSR0_S2CR72 (0xd20)
#define SMMU_GNSR0_S2CR73 (0xd24)
#define SMMU_GNSR0_S2CR74 (0xd28)
#define SMMU_GNSR0_S2CR75 (0xd2c)
#define SMMU_GNSR0_S2CR76 (0xd30)
#define SMMU_GNSR0_S2CR77 (0xd34)
#define SMMU_GNSR0_S2CR78 (0xd38)
#define SMMU_GNSR0_S2CR79 (0xd3c)
#define SMMU_GNSR0_S2CR80 (0xd40)
#define SMMU_GNSR0_S2CR81 (0xd44)
#define SMMU_GNSR0_S2CR82 (0xd48)
#define SMMU_GNSR0_S2CR83 (0xd4c)
#define SMMU_GNSR0_S2CR84 (0xd50)
#define SMMU_GNSR0_S2CR85 (0xd54)
#define SMMU_GNSR0_S2CR86 (0xd58)
#define SMMU_GNSR0_S2CR87 (0xd5c)
#define SMMU_GNSR0_S2CR88 (0xd60)
#define SMMU_GNSR0_S2CR89 (0xd64)
#define SMMU_GNSR0_S2CR90 (0xd68)
#define SMMU_GNSR0_S2CR91 (0xd6c)
#define SMMU_GNSR0_S2CR92 (0xd70)
#define SMMU_GNSR0_S2CR93 (0xd74)
#define SMMU_GNSR0_S2CR94 (0xd78)
#define SMMU_GNSR0_S2CR95 (0xd7c)
#define SMMU_GNSR0_S2CR96 (0xd80)
#define SMMU_GNSR0_S2CR97 (0xd84)
#define SMMU_GNSR0_S2CR98 (0xd88)
#define SMMU_GNSR0_S2CR99 (0xd8c)
#define SMMU_GNSR0_S2CR100 (0xd90)
#define SMMU_GNSR0_S2CR101 (0xd94)
#define SMMU_GNSR0_S2CR102 (0xd98)
#define SMMU_GNSR0_S2CR103 (0xd9c)
#define SMMU_GNSR0_S2CR104 (0xda0)
#define SMMU_GNSR0_S2CR105 (0xda4)
#define SMMU_GNSR0_S2CR106 (0xda8)
#define SMMU_GNSR0_S2CR107 (0xdac)
#define SMMU_GNSR0_S2CR108 (0xdb0)
#define SMMU_GNSR0_S2CR109 (0xdb4)
#define SMMU_GNSR0_S2CR110 (0xdb8)
#define SMMU_GNSR0_S2CR111 (0xdbc)
#define SMMU_GNSR0_S2CR112 (0xdc0)
#define SMMU_GNSR0_S2CR113 (0xdc4)
#define SMMU_GNSR0_S2CR114 (0xdc8)
#define SMMU_GNSR0_S2CR115 (0xdcc)
#define SMMU_GNSR0_S2CR116 (0xdd0)
#define SMMU_GNSR0_S2CR117 (0xdd4)
#define SMMU_GNSR0_S2CR118 (0xdd8)
#define SMMU_GNSR0_S2CR119 (0xddc)
#define SMMU_GNSR0_S2CR120 (0xde0)
#define SMMU_GNSR0_S2CR121 (0xde4)
#define SMMU_GNSR0_S2CR122 (0xde8)
#define SMMU_GNSR0_S2CR123 (0xdec)
#define SMMU_GNSR0_S2CR124 (0xdf0)
#define SMMU_GNSR0_S2CR125 (0xdf4)
#define SMMU_GNSR0_S2CR126 (0xdf8)
#define SMMU_GNSR0_S2CR127 (0xdfc)
#define SMMU_GNSR0_PIDR0 (0xfe0)
#define SMMU_GNSR0_PIDR1 (0xfe4)
#define SMMU_GNSR0_PIDR2 (0xfe8)
#define SMMU_GNSR0_PIDR3 (0xfec)
#define SMMU_GNSR0_PIDR4 (0xfd0)
#define SMMU_GNSR0_PIDR5 (0xfd4)
#define SMMU_GNSR0_PIDR6 (0xfd8)
#define SMMU_GNSR0_PIDR7 (0xfdc)
#define SMMU_GNSR0_CIDR0 (0xff0)
#define SMMU_GNSR0_CIDR1 (0xff4)
#define SMMU_GNSR0_CIDR2 (0xff8)
#define SMMU_GNSR0_CIDR3 (0xffc)
#define SMMU_GNSR1_CBAR0 (0x0)
#define SMMU_GNSR1_CBARn (0x0)
#define SMMU_GNSR1_CBFRSYNRA0 (0x400)
#define SMMU_GNSR1_CBA2R0 (0x800)
#define SMMU_GNSR1_CBAR1 (0x4)
#define SMMU_GNSR1_CBFRSYNRA1 (0x404)
#define SMMU_GNSR1_CBA2R1 (0x804)
#define SMMU_GNSR1_CBAR2 (0x8)
#define SMMU_GNSR1_CBFRSYNRA2 (0x408)
#define SMMU_GNSR1_CBA2R2 (0x808)
#define SMMU_GNSR1_CBAR3 (0xc)
#define SMMU_GNSR1_CBFRSYNRA3 (0x40c)
#define SMMU_GNSR1_CBA2R3 (0x80c)
#define SMMU_GNSR1_CBAR4 (0x10)
#define SMMU_GNSR1_CBFRSYNRA4 (0x410)
#define SMMU_GNSR1_CBA2R4 (0x810)
#define SMMU_GNSR1_CBAR5 (0x14)
#define SMMU_GNSR1_CBFRSYNRA5 (0x414)
#define SMMU_GNSR1_CBA2R5 (0x814)
#define SMMU_GNSR1_CBAR6 (0x18)
#define SMMU_GNSR1_CBFRSYNRA6 (0x418)
#define SMMU_GNSR1_CBA2R6 (0x818)
#define SMMU_GNSR1_CBAR7 (0x1c)
#define SMMU_GNSR1_CBFRSYNRA7 (0x41c)
#define SMMU_GNSR1_CBA2R7 (0x81c)
#define SMMU_GNSR1_CBAR8 (0x20)
#define SMMU_GNSR1_CBFRSYNRA8 (0x420)
#define SMMU_GNSR1_CBA2R8 (0x820)
#define SMMU_GNSR1_CBAR9 (0x24)
#define SMMU_GNSR1_CBFRSYNRA9 (0x424)
#define SMMU_GNSR1_CBA2R9 (0x824)
#define SMMU_GNSR1_CBAR10 (0x28)
#define SMMU_GNSR1_CBFRSYNRA10 (0x428)
#define SMMU_GNSR1_CBA2R10 (0x828)
#define SMMU_GNSR1_CBAR11 (0x2c)
#define SMMU_GNSR1_CBFRSYNRA11 (0x42c)
#define SMMU_GNSR1_CBA2R11 (0x82c)
#define SMMU_GNSR1_CBAR12 (0x30)
#define SMMU_GNSR1_CBFRSYNRA12 (0x430)
#define SMMU_GNSR1_CBA2R12 (0x830)
#define SMMU_GNSR1_CBAR13 (0x34)
#define SMMU_GNSR1_CBFRSYNRA13 (0x434)
#define SMMU_GNSR1_CBA2R13 (0x834)
#define SMMU_GNSR1_CBAR14 (0x38)
#define SMMU_GNSR1_CBFRSYNRA14 (0x438)
#define SMMU_GNSR1_CBA2R14 (0x838)
#define SMMU_GNSR1_CBAR15 (0x3c)
#define SMMU_GNSR1_CBFRSYNRA15 (0x43c)
#define SMMU_GNSR1_CBA2R15 (0x83c)
#define SMMU_GNSR1_CBAR16 (0x40)
#define SMMU_GNSR1_CBFRSYNRA16 (0x440)
#define SMMU_GNSR1_CBA2R16 (0x840)
#define SMMU_GNSR1_CBAR17 (0x44)
#define SMMU_GNSR1_CBFRSYNRA17 (0x444)
#define SMMU_GNSR1_CBA2R17 (0x844)
#define SMMU_GNSR1_CBAR18 (0x48)
#define SMMU_GNSR1_CBFRSYNRA18 (0x448)
#define SMMU_GNSR1_CBA2R18 (0x848)
#define SMMU_GNSR1_CBAR19 (0x4c)
#define SMMU_GNSR1_CBFRSYNRA19 (0x44c)
#define SMMU_GNSR1_CBA2R19 (0x84c)
#define SMMU_GNSR1_CBAR20 (0x50)
#define SMMU_GNSR1_CBFRSYNRA20 (0x450)
#define SMMU_GNSR1_CBA2R20 (0x850)
#define SMMU_GNSR1_CBAR21 (0x54)
#define SMMU_GNSR1_CBFRSYNRA21 (0x454)
#define SMMU_GNSR1_CBA2R21 (0x854)
#define SMMU_GNSR1_CBAR22 (0x58)
#define SMMU_GNSR1_CBFRSYNRA22 (0x458)
#define SMMU_GNSR1_CBA2R22 (0x858)
#define SMMU_GNSR1_CBAR23 (0x5c)
#define SMMU_GNSR1_CBFRSYNRA23 (0x45c)
#define SMMU_GNSR1_CBA2R23 (0x85c)
#define SMMU_GNSR1_CBAR24 (0x60)
#define SMMU_GNSR1_CBFRSYNRA24 (0x460)
#define SMMU_GNSR1_CBA2R24 (0x860)
#define SMMU_GNSR1_CBAR25 (0x64)
#define SMMU_GNSR1_CBFRSYNRA25 (0x464)
#define SMMU_GNSR1_CBA2R25 (0x864)
#define SMMU_GNSR1_CBAR26 (0x68)
#define SMMU_GNSR1_CBFRSYNRA26 (0x468)
#define SMMU_GNSR1_CBA2R26 (0x868)
#define SMMU_GNSR1_CBAR27 (0x6c)
#define SMMU_GNSR1_CBFRSYNRA27 (0x46c)
#define SMMU_GNSR1_CBA2R27 (0x86c)
#define SMMU_GNSR1_CBAR28 (0x70)
#define SMMU_GNSR1_CBFRSYNRA28 (0x470)
#define SMMU_GNSR1_CBA2R28 (0x870)
#define SMMU_GNSR1_CBAR29 (0x74)
#define SMMU_GNSR1_CBFRSYNRA29 (0x474)
#define SMMU_GNSR1_CBA2R29 (0x874)
#define SMMU_GNSR1_CBAR30 (0x78)
#define SMMU_GNSR1_CBFRSYNRA30 (0x478)
#define SMMU_GNSR1_CBA2R30 (0x878)
#define SMMU_GNSR1_CBAR31 (0x7c)
#define SMMU_GNSR1_CBFRSYNRA31 (0x47c)
#define SMMU_GNSR1_CBA2R31 (0x87c)
#define SMMU_GNSR1_CBAR32 (0x80)
#define SMMU_GNSR1_CBFRSYNRA32 (0x480)
#define SMMU_GNSR1_CBA2R32 (0x880)
#define SMMU_GNSR1_CBAR33 (0x84)
#define SMMU_GNSR1_CBFRSYNRA33 (0x484)
#define SMMU_GNSR1_CBA2R33 (0x884)
#define SMMU_GNSR1_CBAR34 (0x88)
#define SMMU_GNSR1_CBFRSYNRA34 (0x488)
#define SMMU_GNSR1_CBA2R34 (0x888)
#define SMMU_GNSR1_CBAR35 (0x8c)
#define SMMU_GNSR1_CBFRSYNRA35 (0x48c)
#define SMMU_GNSR1_CBA2R35 (0x88c)
#define SMMU_GNSR1_CBAR36 (0x90)
#define SMMU_GNSR1_CBFRSYNRA36 (0x490)
#define SMMU_GNSR1_CBA2R36 (0x890)
#define SMMU_GNSR1_CBAR37 (0x94)
#define SMMU_GNSR1_CBFRSYNRA37 (0x494)
#define SMMU_GNSR1_CBA2R37 (0x894)
#define SMMU_GNSR1_CBAR38 (0x98)
#define SMMU_GNSR1_CBFRSYNRA38 (0x498)
#define SMMU_GNSR1_CBA2R38 (0x898)
#define SMMU_GNSR1_CBAR39 (0x9c)
#define SMMU_GNSR1_CBFRSYNRA39 (0x49c)
#define SMMU_GNSR1_CBA2R39 (0x89c)
#define SMMU_GNSR1_CBAR40 (0xa0)
#define SMMU_GNSR1_CBFRSYNRA40 (0x4a0)
#define SMMU_GNSR1_CBA2R40 (0x8a0)
#define SMMU_GNSR1_CBAR41 (0xa4)
#define SMMU_GNSR1_CBFRSYNRA41 (0x4a4)
#define SMMU_GNSR1_CBA2R41 (0x8a4)
#define SMMU_GNSR1_CBAR42 (0xa8)
#define SMMU_GNSR1_CBFRSYNRA42 (0x4a8)
#define SMMU_GNSR1_CBA2R42 (0x8a8)
#define SMMU_GNSR1_CBAR43 (0xac)
#define SMMU_GNSR1_CBFRSYNRA43 (0x4ac)
#define SMMU_GNSR1_CBA2R43 (0x8ac)
#define SMMU_GNSR1_CBAR44 (0xb0)
#define SMMU_GNSR1_CBFRSYNRA44 (0x4b0)
#define SMMU_GNSR1_CBA2R44 (0x8b0)
#define SMMU_GNSR1_CBAR45 (0xb4)
#define SMMU_GNSR1_CBFRSYNRA45 (0x4b4)
#define SMMU_GNSR1_CBA2R45 (0x8b4)
#define SMMU_GNSR1_CBAR46 (0xb8)
#define SMMU_GNSR1_CBFRSYNRA46 (0x4b8)
#define SMMU_GNSR1_CBA2R46 (0x8b8)
#define SMMU_GNSR1_CBAR47 (0xbc)
#define SMMU_GNSR1_CBFRSYNRA47 (0x4bc)
#define SMMU_GNSR1_CBA2R47 (0x8bc)
#define SMMU_GNSR1_CBAR48 (0xc0)
#define SMMU_GNSR1_CBFRSYNRA48 (0x4c0)
#define SMMU_GNSR1_CBA2R48 (0x8c0)
#define SMMU_GNSR1_CBAR49 (0xc4)
#define SMMU_GNSR1_CBFRSYNRA49 (0x4c4)
#define SMMU_GNSR1_CBA2R49 (0x8c4)
#define SMMU_GNSR1_CBAR50 (0xc8)
#define SMMU_GNSR1_CBFRSYNRA50 (0x4c8)
#define SMMU_GNSR1_CBA2R50 (0x8c8)
#define SMMU_GNSR1_CBAR51 (0xcc)
#define SMMU_GNSR1_CBFRSYNRA51 (0x4cc)
#define SMMU_GNSR1_CBA2R51 (0x8cc)
#define SMMU_GNSR1_CBAR52 (0xd0)
#define SMMU_GNSR1_CBFRSYNRA52 (0x4d0)
#define SMMU_GNSR1_CBA2R52 (0x8d0)
#define SMMU_GNSR1_CBAR53 (0xd4)
#define SMMU_GNSR1_CBFRSYNRA53 (0x4d4)
#define SMMU_GNSR1_CBA2R53 (0x8d4)
#define SMMU_GNSR1_CBAR54 (0xd8)
#define SMMU_GNSR1_CBFRSYNRA54 (0x4d8)
#define SMMU_GNSR1_CBA2R54 (0x8d8)
#define SMMU_GNSR1_CBAR55 (0xdc)
#define SMMU_GNSR1_CBFRSYNRA55 (0x4dc)
#define SMMU_GNSR1_CBA2R55 (0x8dc)
#define SMMU_GNSR1_CBAR56 (0xe0)
#define SMMU_GNSR1_CBFRSYNRA56 (0x4e0)
#define SMMU_GNSR1_CBA2R56 (0x8e0)
#define SMMU_GNSR1_CBAR57 (0xe4)
#define SMMU_GNSR1_CBFRSYNRA57 (0x4e4)
#define SMMU_GNSR1_CBA2R57 (0x8e4)
#define SMMU_GNSR1_CBAR58 (0xe8)
#define SMMU_GNSR1_CBFRSYNRA58 (0x4e8)
#define SMMU_GNSR1_CBA2R58 (0x8e8)
#define SMMU_GNSR1_CBAR59 (0xec)
#define SMMU_GNSR1_CBFRSYNRA59 (0x4ec)
#define SMMU_GNSR1_CBA2R59 (0x8ec)
#define SMMU_GNSR1_CBAR60 (0xf0)
#define SMMU_GNSR1_CBFRSYNRA60 (0x4f0)
#define SMMU_GNSR1_CBA2R60 (0x8f0)
#define SMMU_GNSR1_CBAR61 (0xf4)
#define SMMU_GNSR1_CBFRSYNRA61 (0x4f4)
#define SMMU_GNSR1_CBA2R61 (0x8f4)
#define SMMU_GNSR1_CBAR62 (0xf8)
#define SMMU_GNSR1_CBFRSYNRA62 (0x4f8)
#define SMMU_GNSR1_CBA2R62 (0x8f8)
#define SMMU_GNSR1_CBAR63 (0xfc)
#define SMMU_GNSR1_CBFRSYNRA63 (0x4fc)
#define SMMU_GNSR1_CBA2R63 (0x8fc)
#define SMMU_CBn_SCTLR (0x0
U
)
#define SMMU_CBn_SCTLR_STAGE2 (0x0
U
)
#define SMMU_CBn_ACTLR (0x4
U
)
#define SMMU_CBn_RESUME (0x8
U
)
#define SMMU_CBn_TCR2 (0x10
U
)
#define SMMU_CBn_TTBR0_LO (0x20
U
)
#define SMMU_CBn_TTBR0_HI (0x24
U
)
#define SMMU_CBn_TTBR1_LO (0x28
U
)
#define SMMU_CBn_TTBR1_HI (0x2c
U
)
#define SMMU_CBn_TCR_LPAE (0x30
U
)
#define SMMU_CBn_TCR (0x30
U
)
#define SMMU_CBn_TCR_EAE_1 (0x30
U
)
#define SMMU_CBn_TCR (0x30
U
)
#define SMMU_CBn_CONTEXTIDR (0x34
U
)
#define SMMU_CBn_CONTEXTIDR_EAE_1 (0x34
U
)
#define SMMU_CBn_PRRR_MAIR0 (0x38
U
)
#define SMMU_CBn_NMRR_MAIR1 (0x3c
U
)
#define SMMU_CBn_SMMU_CBn_PAR (0x50
U
)
#define SMMU_CBn_SMMU_CBn_PAR0 (0x50
U
)
#define SMMU_CBn_SMMU_CBn_PAR1 (0x54
U
)
/* SMMU_CBn_SMMU_CBn_PAR0_Fault (0x50
U
) */
/* SMMU_CBn_SMMU_CBn_PAR0_Fault (0x54
U
) */
#define SMMU_CBn_FSR (0x58
U
)
#define SMMU_CBn_FSRRESTORE (0x5c
U
)
#define SMMU_CBn_FAR_LO (0x60
U
)
#define SMMU_CBn_FAR_HI (0x64
U
)
#define SMMU_CBn_FSYNR0 (0x68
U
)
#define SMMU_CBn_IPAFAR_LO (0x70
U
)
#define SMMU_CBn_IPAFAR_HI (0x74
U
)
#define SMMU_CBn_TLBIVA_LO (0x600
U
)
#define SMMU_CBn_TLBIVA_HI (0x604
U
)
#define SMMU_CBn_TLBIVA_AARCH_32 (0x600
U
)
#define SMMU_CBn_TLBIVAA_LO (0x608
U
)
#define SMMU_CBn_TLBIVAA_HI (0x60c
U
)
#define SMMU_CBn_TLBIVAA_AARCH_32 (0x608
U
)
#define SMMU_CBn_TLBIASID (0x610
U
)
#define SMMU_CBn_TLBIALL (0x618
U
)
#define SMMU_CBn_TLBIVAL_LO (0x620
U
)
#define SMMU_CBn_TLBIVAL_HI (0x624
U
)
#define SMMU_CBn_TLBIVAL_AARCH_32 (0x618
U
)
#define SMMU_CBn_TLBIVAAL_LO (0x628
U
)
#define SMMU_CBn_TLBIVAAL_HI (0x62c
U
)
#define SMMU_CBn_TLBIVAAL_AARCH_32 (0x628
U
)
#define SMMU_CBn_TLBIIPAS2_LO (0x630
U
)
#define SMMU_CBn_TLBIIPAS2_HI (0x634
U
)
#define SMMU_CBn_TLBIIPAS2L_LO (0x638
U
)
#define SMMU_CBn_TLBIIPAS2L_HI (0x63c
U
)
#define SMMU_CBn_TLBSYNC (0x7f0
U
)
#define SMMU_CBn_TLBSTATUS (0x7f4
U
)
#define SMMU_CBn_ATSR (0x800
U
)
#define SMMU_CBn_PMEVCNTR0 (0xe00
U
)
#define SMMU_CBn_PMEVCNTR1 (0xe04
U
)
#define SMMU_CBn_PMEVCNTR2 (0xe08
U
)
#define SMMU_CBn_PMEVCNTR3 (0xe0c
U
)
#define SMMU_CBn_PMEVTYPER0 (0xe80
U
)
#define SMMU_CBn_PMEVTYPER1 (0xe84
U
)
#define SMMU_CBn_PMEVTYPER2 (0xe88
U
)
#define SMMU_CBn_PMEVTYPER3 (0xe8c
U
)
#define SMMU_CBn_PMCFGR (0xf00
U
)
#define SMMU_CBn_PMCR (0xf04
U
)
#define SMMU_CBn_PMCEID (0xf20
U
)
#define SMMU_CBn_PMCNTENSE (0xf40
U
)
#define SMMU_CBn_PMCNTENCLR (0xf44
U
)
#define SMMU_CBn_PMCNTENSET (0xf48
U
)
#define SMMU_CBn_PMINTENCLR (0xf4c
U
)
#define SMMU_CBn_PMOVSCLR (0xf50
U
)
#define SMMU_CBn_PMOVSSET (0xf58
U
)
#define SMMU_CBn_PMAUTHSTATUS (0xfb8
U
)
#define SMMU_GNSR0_CR0 (0x0
U
)
#define SMMU_GNSR0_CR2 (0x8
U
)
#define SMMU_GNSR0_ACR (0x10
U
)
#define SMMU_GNSR0_IDR0 (0x20
U
)
#define SMMU_GNSR0_IDR1 (0x24
U
)
#define SMMU_GNSR0_IDR2 (0x28
U
)
#define SMMU_GNSR0_IDR7 (0x3c
U
)
#define SMMU_GNSR0_GFAR_LO (0x40
U
)
#define SMMU_GNSR0_GFAR_HI (0x44
U
)
#define SMMU_GNSR0_GFSR (0x48
U
)
#define SMMU_GNSR0_GFSRRESTORE (0x4c
U
)
#define SMMU_GNSR0_GFSYNR0 (0x50
U
)
#define SMMU_GNSR0_GFSYNR1 (0x54
U
)
#define SMMU_GNSR0_GFSYNR1_v2 (0x54
U
)
#define SMMU_GNSR0_TLBIVMID (0x64
U
)
#define SMMU_GNSR0_TLBIALLNSNH (0x68
U
)
#define SMMU_GNSR0_TLBIALLH (0x6c
U
)
#define SMMU_GNSR0_TLBGSYNC (0x70
U
)
#define SMMU_GNSR0_TLBGSTATUS (0x74
U
)
#define SMMU_GNSR0_TLBIVAH_LO (0x78
U
)
#define SMMU_GNSR0_TLBIVALH64_LO (0xb0
U
)
#define SMMU_GNSR0_TLBIVALH64_HI (0xb4
U
)
#define SMMU_GNSR0_TLBIVMIDS1 (0xb8
U
)
#define SMMU_GNSR0_TLBIVAH64_LO (0xc0
U
)
#define SMMU_GNSR0_TLBIVAH64_HI (0xc4
U
)
#define SMMU_GNSR0_SMR0 (0x800
U
)
#define SMMU_GNSR0_SMRn (0x800
U
)
#define SMMU_GNSR0_SMR1 (0x804
U
)
#define SMMU_GNSR0_SMR2 (0x808
U
)
#define SMMU_GNSR0_SMR3 (0x80c
U
)
#define SMMU_GNSR0_SMR4 (0x810
U
)
#define SMMU_GNSR0_SMR5 (0x814
U
)
#define SMMU_GNSR0_SMR6 (0x818
U
)
#define SMMU_GNSR0_SMR7 (0x81c
U
)
#define SMMU_GNSR0_SMR8 (0x820
U
)
#define SMMU_GNSR0_SMR9 (0x824
U
)
#define SMMU_GNSR0_SMR10 (0x828
U
)
#define SMMU_GNSR0_SMR11 (0x82c
U
)
#define SMMU_GNSR0_SMR12 (0x830
U
)
#define SMMU_GNSR0_SMR13 (0x834
U
)
#define SMMU_GNSR0_SMR14 (0x838
U
)
#define SMMU_GNSR0_SMR15 (0x83c
U
)
#define SMMU_GNSR0_SMR16 (0x840
U
)
#define SMMU_GNSR0_SMR17 (0x844
U
)
#define SMMU_GNSR0_SMR18 (0x848
U
)
#define SMMU_GNSR0_SMR19 (0x84c
U
)
#define SMMU_GNSR0_SMR20 (0x850
U
)
#define SMMU_GNSR0_SMR21 (0x854
U
)
#define SMMU_GNSR0_SMR22 (0x858
U
)
#define SMMU_GNSR0_SMR23 (0x85c
U
)
#define SMMU_GNSR0_SMR24 (0x860
U
)
#define SMMU_GNSR0_SMR25 (0x864
U
)
#define SMMU_GNSR0_SMR26 (0x868
U
)
#define SMMU_GNSR0_SMR27 (0x86c
U
)
#define SMMU_GNSR0_SMR28 (0x870
U
)
#define SMMU_GNSR0_SMR29 (0x874
U
)
#define SMMU_GNSR0_SMR30 (0x878
U
)
#define SMMU_GNSR0_SMR31 (0x87c
U
)
#define SMMU_GNSR0_SMR32 (0x880
U
)
#define SMMU_GNSR0_SMR33 (0x884
U
)
#define SMMU_GNSR0_SMR34 (0x888
U
)
#define SMMU_GNSR0_SMR35 (0x88c
U
)
#define SMMU_GNSR0_SMR36 (0x890
U
)
#define SMMU_GNSR0_SMR37 (0x894
U
)
#define SMMU_GNSR0_SMR38 (0x898
U
)
#define SMMU_GNSR0_SMR39 (0x89c
U
)
#define SMMU_GNSR0_SMR40 (0x8a0
U
)
#define SMMU_GNSR0_SMR41 (0x8a4
U
)
#define SMMU_GNSR0_SMR42 (0x8a8
U
)
#define SMMU_GNSR0_SMR43 (0x8ac
U
)
#define SMMU_GNSR0_SMR44 (0x8b0
U
)
#define SMMU_GNSR0_SMR45 (0x8b4
U
)
#define SMMU_GNSR0_SMR46 (0x8b8
U
)
#define SMMU_GNSR0_SMR47 (0x8bc
U
)
#define SMMU_GNSR0_SMR48 (0x8c0
U
)
#define SMMU_GNSR0_SMR49 (0x8c4
U
)
#define SMMU_GNSR0_SMR50 (0x8c8
U
)
#define SMMU_GNSR0_SMR51 (0x8cc
U
)
#define SMMU_GNSR0_SMR52 (0x8d0
U
)
#define SMMU_GNSR0_SMR53 (0x8d4
U
)
#define SMMU_GNSR0_SMR54 (0x8d8
U
)
#define SMMU_GNSR0_SMR55 (0x8dc
U
)
#define SMMU_GNSR0_SMR56 (0x8e0
U
)
#define SMMU_GNSR0_SMR57 (0x8e4
U
)
#define SMMU_GNSR0_SMR58 (0x8e8
U
)
#define SMMU_GNSR0_SMR59 (0x8ec
U
)
#define SMMU_GNSR0_SMR60 (0x8f0
U
)
#define SMMU_GNSR0_SMR61 (0x8f4
U
)
#define SMMU_GNSR0_SMR62 (0x8f8
U
)
#define SMMU_GNSR0_SMR63 (0x8fc
U
)
#define SMMU_GNSR0_SMR64 (0x900
U
)
#define SMMU_GNSR0_SMR65 (0x904
U
)
#define SMMU_GNSR0_SMR66 (0x908
U
)
#define SMMU_GNSR0_SMR67 (0x90c
U
)
#define SMMU_GNSR0_SMR68 (0x910
U
)
#define SMMU_GNSR0_SMR69 (0x914
U
)
#define SMMU_GNSR0_SMR70 (0x918
U
)
#define SMMU_GNSR0_SMR71 (0x91c
U
)
#define SMMU_GNSR0_SMR72 (0x920
U
)
#define SMMU_GNSR0_SMR73 (0x924
U
)
#define SMMU_GNSR0_SMR74 (0x928
U
)
#define SMMU_GNSR0_SMR75 (0x92c
U
)
#define SMMU_GNSR0_SMR76 (0x930
U
)
#define SMMU_GNSR0_SMR77 (0x934
U
)
#define SMMU_GNSR0_SMR78 (0x938
U
)
#define SMMU_GNSR0_SMR79 (0x93c
U
)
#define SMMU_GNSR0_SMR80 (0x940
U
)
#define SMMU_GNSR0_SMR81 (0x944
U
)
#define SMMU_GNSR0_SMR82 (0x948
U
)
#define SMMU_GNSR0_SMR83 (0x94c
U
)
#define SMMU_GNSR0_SMR84 (0x950
U
)
#define SMMU_GNSR0_SMR85 (0x954
U
)
#define SMMU_GNSR0_SMR86 (0x958
U
)
#define SMMU_GNSR0_SMR87 (0x95c
U
)
#define SMMU_GNSR0_SMR88 (0x960
U
)
#define SMMU_GNSR0_SMR89 (0x964
U
)
#define SMMU_GNSR0_SMR90 (0x968
U
)
#define SMMU_GNSR0_SMR91 (0x96c
U
)
#define SMMU_GNSR0_SMR92 (0x970
U
)
#define SMMU_GNSR0_SMR93 (0x974
U
)
#define SMMU_GNSR0_SMR94 (0x978
U
)
#define SMMU_GNSR0_SMR95 (0x97c
U
)
#define SMMU_GNSR0_SMR96 (0x980
U
)
#define SMMU_GNSR0_SMR97 (0x984
U
)
#define SMMU_GNSR0_SMR98 (0x988
U
)
#define SMMU_GNSR0_SMR99 (0x98c
U
)
#define SMMU_GNSR0_SMR100 (0x990
U
)
#define SMMU_GNSR0_SMR101 (0x994
U
)
#define SMMU_GNSR0_SMR102 (0x998
U
)
#define SMMU_GNSR0_SMR103 (0x99c
U
)
#define SMMU_GNSR0_SMR104 (0x9a0
U
)
#define SMMU_GNSR0_SMR105 (0x9a4
U
)
#define SMMU_GNSR0_SMR106 (0x9a8
U
)
#define SMMU_GNSR0_SMR107 (0x9ac
U
)
#define SMMU_GNSR0_SMR108 (0x9b0
U
)
#define SMMU_GNSR0_SMR109 (0x9b4
U
)
#define SMMU_GNSR0_SMR110 (0x9b8
U
)
#define SMMU_GNSR0_SMR111 (0x9bc
U
)
#define SMMU_GNSR0_SMR112 (0x9c0
U
)
#define SMMU_GNSR0_SMR113 (0x9c4
U
)
#define SMMU_GNSR0_SMR114 (0x9c8
U
)
#define SMMU_GNSR0_SMR115 (0x9cc
U
)
#define SMMU_GNSR0_SMR116 (0x9d0
U
)
#define SMMU_GNSR0_SMR117 (0x9d4
U
)
#define SMMU_GNSR0_SMR118 (0x9d8
U
)
#define SMMU_GNSR0_SMR119 (0x9dc
U
)
#define SMMU_GNSR0_SMR120 (0x9e0
U
)
#define SMMU_GNSR0_SMR121 (0x9e4
U
)
#define SMMU_GNSR0_SMR122 (0x9e8
U
)
#define SMMU_GNSR0_SMR123 (0x9ec
U
)
#define SMMU_GNSR0_SMR124 (0x9f0
U
)
#define SMMU_GNSR0_SMR125 (0x9f4
U
)
#define SMMU_GNSR0_SMR126 (0x9f8
U
)
#define SMMU_GNSR0_SMR127 (0x9fc
U
)
#define SMMU_GNSR0_S2CR0 (0xc00
U
)
#define SMMU_GNSR0_S2CRn (0xc00
U
)
#define SMMU_GNSR0_S2CRn (0xc00
U
)
#define SMMU_GNSR0_S2CR1 (0xc04
U
)
#define SMMU_GNSR0_S2CR2 (0xc08
U
)
#define SMMU_GNSR0_S2CR3 (0xc0c
U
)
#define SMMU_GNSR0_S2CR4 (0xc10
U
)
#define SMMU_GNSR0_S2CR5 (0xc14
U
)
#define SMMU_GNSR0_S2CR6 (0xc18
U
)
#define SMMU_GNSR0_S2CR7 (0xc1c
U
)
#define SMMU_GNSR0_S2CR8 (0xc20
U
)
#define SMMU_GNSR0_S2CR9 (0xc24
U
)
#define SMMU_GNSR0_S2CR10 (0xc28
U
)
#define SMMU_GNSR0_S2CR11 (0xc2c
U
)
#define SMMU_GNSR0_S2CR12 (0xc30
U
)
#define SMMU_GNSR0_S2CR13 (0xc34
U
)
#define SMMU_GNSR0_S2CR14 (0xc38
U
)
#define SMMU_GNSR0_S2CR15 (0xc3c
U
)
#define SMMU_GNSR0_S2CR16 (0xc40
U
)
#define SMMU_GNSR0_S2CR17 (0xc44
U
)
#define SMMU_GNSR0_S2CR18 (0xc48
U
)
#define SMMU_GNSR0_S2CR19 (0xc4c
U
)
#define SMMU_GNSR0_S2CR20 (0xc50
U
)
#define SMMU_GNSR0_S2CR21 (0xc54
U
)
#define SMMU_GNSR0_S2CR22 (0xc58
U
)
#define SMMU_GNSR0_S2CR23 (0xc5c
U
)
#define SMMU_GNSR0_S2CR24 (0xc60
U
)
#define SMMU_GNSR0_S2CR25 (0xc64
U
)
#define SMMU_GNSR0_S2CR26 (0xc68
U
)
#define SMMU_GNSR0_S2CR27 (0xc6c
U
)
#define SMMU_GNSR0_S2CR28 (0xc70
U
)
#define SMMU_GNSR0_S2CR29 (0xc74
U
)
#define SMMU_GNSR0_S2CR30 (0xc78
U
)
#define SMMU_GNSR0_S2CR31 (0xc7c
U
)
#define SMMU_GNSR0_S2CR32 (0xc80
U
)
#define SMMU_GNSR0_S2CR33 (0xc84
U
)
#define SMMU_GNSR0_S2CR34 (0xc88
U
)
#define SMMU_GNSR0_S2CR35 (0xc8c
U
)
#define SMMU_GNSR0_S2CR36 (0xc90
U
)
#define SMMU_GNSR0_S2CR37 (0xc94
U
)
#define SMMU_GNSR0_S2CR38 (0xc98
U
)
#define SMMU_GNSR0_S2CR39 (0xc9c
U
)
#define SMMU_GNSR0_S2CR40 (0xca0
U
)
#define SMMU_GNSR0_S2CR41 (0xca4
U
)
#define SMMU_GNSR0_S2CR42 (0xca8
U
)
#define SMMU_GNSR0_S2CR43 (0xcac
U
)
#define SMMU_GNSR0_S2CR44 (0xcb0
U
)
#define SMMU_GNSR0_S2CR45 (0xcb4
U
)
#define SMMU_GNSR0_S2CR46 (0xcb8
U
)
#define SMMU_GNSR0_S2CR47 (0xcbc
U
)
#define SMMU_GNSR0_S2CR48 (0xcc0
U
)
#define SMMU_GNSR0_S2CR49 (0xcc4
U
)
#define SMMU_GNSR0_S2CR50 (0xcc8
U
)
#define SMMU_GNSR0_S2CR51 (0xccc
U
)
#define SMMU_GNSR0_S2CR52 (0xcd0
U
)
#define SMMU_GNSR0_S2CR53 (0xcd4
U
)
#define SMMU_GNSR0_S2CR54 (0xcd8
U
)
#define SMMU_GNSR0_S2CR55 (0xcdc
U
)
#define SMMU_GNSR0_S2CR56 (0xce0
U
)
#define SMMU_GNSR0_S2CR57 (0xce4
U
)
#define SMMU_GNSR0_S2CR58 (0xce8
U
)
#define SMMU_GNSR0_S2CR59 (0xcec
U
)
#define SMMU_GNSR0_S2CR60 (0xcf0
U
)
#define SMMU_GNSR0_S2CR61 (0xcf4
U
)
#define SMMU_GNSR0_S2CR62 (0xcf8
U
)
#define SMMU_GNSR0_S2CR63 (0xcfc
U
)
#define SMMU_GNSR0_S2CR64 (0xd00
U
)
#define SMMU_GNSR0_S2CR65 (0xd04
U
)
#define SMMU_GNSR0_S2CR66 (0xd08
U
)
#define SMMU_GNSR0_S2CR67 (0xd0c
U
)
#define SMMU_GNSR0_S2CR68 (0xd10
U
)
#define SMMU_GNSR0_S2CR69 (0xd14
U
)
#define SMMU_GNSR0_S2CR70 (0xd18
U
)
#define SMMU_GNSR0_S2CR71 (0xd1c
U
)
#define SMMU_GNSR0_S2CR72 (0xd20
U
)
#define SMMU_GNSR0_S2CR73 (0xd24
U
)
#define SMMU_GNSR0_S2CR74 (0xd28
U
)
#define SMMU_GNSR0_S2CR75 (0xd2c
U
)
#define SMMU_GNSR0_S2CR76 (0xd30
U
)
#define SMMU_GNSR0_S2CR77 (0xd34
U
)
#define SMMU_GNSR0_S2CR78 (0xd38
U
)
#define SMMU_GNSR0_S2CR79 (0xd3c
U
)
#define SMMU_GNSR0_S2CR80 (0xd40
U
)
#define SMMU_GNSR0_S2CR81 (0xd44
U
)
#define SMMU_GNSR0_S2CR82 (0xd48
U
)
#define SMMU_GNSR0_S2CR83 (0xd4c
U
)
#define SMMU_GNSR0_S2CR84 (0xd50
U
)
#define SMMU_GNSR0_S2CR85 (0xd54
U
)
#define SMMU_GNSR0_S2CR86 (0xd58
U
)
#define SMMU_GNSR0_S2CR87 (0xd5c
U
)
#define SMMU_GNSR0_S2CR88 (0xd60
U
)
#define SMMU_GNSR0_S2CR89 (0xd64
U
)
#define SMMU_GNSR0_S2CR90 (0xd68
U
)
#define SMMU_GNSR0_S2CR91 (0xd6c
U
)
#define SMMU_GNSR0_S2CR92 (0xd70
U
)
#define SMMU_GNSR0_S2CR93 (0xd74
U
)
#define SMMU_GNSR0_S2CR94 (0xd78
U
)
#define SMMU_GNSR0_S2CR95 (0xd7c
U
)
#define SMMU_GNSR0_S2CR96 (0xd80
U
)
#define SMMU_GNSR0_S2CR97 (0xd84
U
)
#define SMMU_GNSR0_S2CR98 (0xd88
U
)
#define SMMU_GNSR0_S2CR99 (0xd8c
U
)
#define SMMU_GNSR0_S2CR100 (0xd90
U
)
#define SMMU_GNSR0_S2CR101 (0xd94
U
)
#define SMMU_GNSR0_S2CR102 (0xd98
U
)
#define SMMU_GNSR0_S2CR103 (0xd9c
U
)
#define SMMU_GNSR0_S2CR104 (0xda0
U
)
#define SMMU_GNSR0_S2CR105 (0xda4
U
)
#define SMMU_GNSR0_S2CR106 (0xda8
U
)
#define SMMU_GNSR0_S2CR107 (0xdac
U
)
#define SMMU_GNSR0_S2CR108 (0xdb0
U
)
#define SMMU_GNSR0_S2CR109 (0xdb4
U
)
#define SMMU_GNSR0_S2CR110 (0xdb8
U
)
#define SMMU_GNSR0_S2CR111 (0xdbc
U
)
#define SMMU_GNSR0_S2CR112 (0xdc0
U
)
#define SMMU_GNSR0_S2CR113 (0xdc4
U
)
#define SMMU_GNSR0_S2CR114 (0xdc8
U
)
#define SMMU_GNSR0_S2CR115 (0xdcc
U
)
#define SMMU_GNSR0_S2CR116 (0xdd0
U
)
#define SMMU_GNSR0_S2CR117 (0xdd4
U
)
#define SMMU_GNSR0_S2CR118 (0xdd8
U
)
#define SMMU_GNSR0_S2CR119 (0xddc
U
)
#define SMMU_GNSR0_S2CR120 (0xde0
U
)
#define SMMU_GNSR0_S2CR121 (0xde4
U
)
#define SMMU_GNSR0_S2CR122 (0xde8
U
)
#define SMMU_GNSR0_S2CR123 (0xdec
U
)
#define SMMU_GNSR0_S2CR124 (0xdf0
U
)
#define SMMU_GNSR0_S2CR125 (0xdf4
U
)
#define SMMU_GNSR0_S2CR126 (0xdf8
U
)
#define SMMU_GNSR0_S2CR127 (0xdfc
U
)
#define SMMU_GNSR0_PIDR0 (0xfe0
U
)
#define SMMU_GNSR0_PIDR1 (0xfe4
U
)
#define SMMU_GNSR0_PIDR2 (0xfe8
U
)
#define SMMU_GNSR0_PIDR3 (0xfec
U
)
#define SMMU_GNSR0_PIDR4 (0xfd0
U
)
#define SMMU_GNSR0_PIDR5 (0xfd4
U
)
#define SMMU_GNSR0_PIDR6 (0xfd8
U
)
#define SMMU_GNSR0_PIDR7 (0xfdc
U
)
#define SMMU_GNSR0_CIDR0 (0xff0
U
)
#define SMMU_GNSR0_CIDR1 (0xff4
U
)
#define SMMU_GNSR0_CIDR2 (0xff8
U
)
#define SMMU_GNSR0_CIDR3 (0xffc
U
)
#define SMMU_GNSR1_CBAR0 (0x0
U
)
#define SMMU_GNSR1_CBARn (0x0
U
)
#define SMMU_GNSR1_CBFRSYNRA0 (0x400
U
)
#define SMMU_GNSR1_CBA2R0 (0x800
U
)
#define SMMU_GNSR1_CBAR1 (0x4
U
)
#define SMMU_GNSR1_CBFRSYNRA1 (0x404
U
)
#define SMMU_GNSR1_CBA2R1 (0x804
U
)
#define SMMU_GNSR1_CBAR2 (0x8
U
)
#define SMMU_GNSR1_CBFRSYNRA2 (0x408
U
)
#define SMMU_GNSR1_CBA2R2 (0x808
U
)
#define SMMU_GNSR1_CBAR3 (0xc
U
)
#define SMMU_GNSR1_CBFRSYNRA3 (0x40c
U
)
#define SMMU_GNSR1_CBA2R3 (0x80c
U
)
#define SMMU_GNSR1_CBAR4 (0x10
U
)
#define SMMU_GNSR1_CBFRSYNRA4 (0x410
U
)
#define SMMU_GNSR1_CBA2R4 (0x810
U
)
#define SMMU_GNSR1_CBAR5 (0x14
U
)
#define SMMU_GNSR1_CBFRSYNRA5 (0x414
U
)
#define SMMU_GNSR1_CBA2R5 (0x814
U
)
#define SMMU_GNSR1_CBAR6 (0x18
U
)
#define SMMU_GNSR1_CBFRSYNRA6 (0x418
U
)
#define SMMU_GNSR1_CBA2R6 (0x818
U
)
#define SMMU_GNSR1_CBAR7 (0x1c
U
)
#define SMMU_GNSR1_CBFRSYNRA7 (0x41c
U
)
#define SMMU_GNSR1_CBA2R7 (0x81c
U
)
#define SMMU_GNSR1_CBAR8 (0x20
U
)
#define SMMU_GNSR1_CBFRSYNRA8 (0x420
U
)
#define SMMU_GNSR1_CBA2R8 (0x820
U
)
#define SMMU_GNSR1_CBAR9 (0x24
U
)
#define SMMU_GNSR1_CBFRSYNRA9 (0x424
U
)
#define SMMU_GNSR1_CBA2R9 (0x824
U
)
#define SMMU_GNSR1_CBAR10 (0x28
U
)
#define SMMU_GNSR1_CBFRSYNRA10 (0x428
U
)
#define SMMU_GNSR1_CBA2R10 (0x828
U
)
#define SMMU_GNSR1_CBAR11 (0x2c
U
)
#define SMMU_GNSR1_CBFRSYNRA11 (0x42c
U
)
#define SMMU_GNSR1_CBA2R11 (0x82c
U
)
#define SMMU_GNSR1_CBAR12 (0x30
U
)
#define SMMU_GNSR1_CBFRSYNRA12 (0x430
U
)
#define SMMU_GNSR1_CBA2R12 (0x830
U
)
#define SMMU_GNSR1_CBAR13 (0x34
U
)
#define SMMU_GNSR1_CBFRSYNRA13 (0x434
U
)
#define SMMU_GNSR1_CBA2R13 (0x834
U
)
#define SMMU_GNSR1_CBAR14 (0x38
U
)
#define SMMU_GNSR1_CBFRSYNRA14 (0x438
U
)
#define SMMU_GNSR1_CBA2R14 (0x838
U
)
#define SMMU_GNSR1_CBAR15 (0x3c
U
)
#define SMMU_GNSR1_CBFRSYNRA15 (0x43c
U
)
#define SMMU_GNSR1_CBA2R15 (0x83c
U
)
#define SMMU_GNSR1_CBAR16 (0x40
U
)
#define SMMU_GNSR1_CBFRSYNRA16 (0x440
U
)
#define SMMU_GNSR1_CBA2R16 (0x840
U
)
#define SMMU_GNSR1_CBAR17 (0x44
U
)
#define SMMU_GNSR1_CBFRSYNRA17 (0x444
U
)
#define SMMU_GNSR1_CBA2R17 (0x844
U
)
#define SMMU_GNSR1_CBAR18 (0x48
U
)
#define SMMU_GNSR1_CBFRSYNRA18 (0x448
U
)
#define SMMU_GNSR1_CBA2R18 (0x848
U
)
#define SMMU_GNSR1_CBAR19 (0x4c
U
)
#define SMMU_GNSR1_CBFRSYNRA19 (0x44c
U
)
#define SMMU_GNSR1_CBA2R19 (0x84c
U
)
#define SMMU_GNSR1_CBAR20 (0x50
U
)
#define SMMU_GNSR1_CBFRSYNRA20 (0x450
U
)
#define SMMU_GNSR1_CBA2R20 (0x850
U
)
#define SMMU_GNSR1_CBAR21 (0x54
U
)
#define SMMU_GNSR1_CBFRSYNRA21 (0x454
U
)
#define SMMU_GNSR1_CBA2R21 (0x854
U
)
#define SMMU_GNSR1_CBAR22 (0x58
U
)
#define SMMU_GNSR1_CBFRSYNRA22 (0x458
U
)
#define SMMU_GNSR1_CBA2R22 (0x858
U
)
#define SMMU_GNSR1_CBAR23 (0x5c
U
)
#define SMMU_GNSR1_CBFRSYNRA23 (0x45c
U
)
#define SMMU_GNSR1_CBA2R23 (0x85c
U
)
#define SMMU_GNSR1_CBAR24 (0x60
U
)
#define SMMU_GNSR1_CBFRSYNRA24 (0x460
U
)
#define SMMU_GNSR1_CBA2R24 (0x860
U
)
#define SMMU_GNSR1_CBAR25 (0x64
U
)
#define SMMU_GNSR1_CBFRSYNRA25 (0x464
U
)
#define SMMU_GNSR1_CBA2R25 (0x864
U
)
#define SMMU_GNSR1_CBAR26 (0x68
U
)
#define SMMU_GNSR1_CBFRSYNRA26 (0x468
U
)
#define SMMU_GNSR1_CBA2R26 (0x868
U
)
#define SMMU_GNSR1_CBAR27 (0x6c
U
)
#define SMMU_GNSR1_CBFRSYNRA27 (0x46c
U
)
#define SMMU_GNSR1_CBA2R27 (0x86c
U
)
#define SMMU_GNSR1_CBAR28 (0x70
U
)
#define SMMU_GNSR1_CBFRSYNRA28 (0x470
U
)
#define SMMU_GNSR1_CBA2R28 (0x870
U
)
#define SMMU_GNSR1_CBAR29 (0x74
U
)
#define SMMU_GNSR1_CBFRSYNRA29 (0x474
U
)
#define SMMU_GNSR1_CBA2R29 (0x874
U
)
#define SMMU_GNSR1_CBAR30 (0x78
U
)
#define SMMU_GNSR1_CBFRSYNRA30 (0x478
U
)
#define SMMU_GNSR1_CBA2R30 (0x878
U
)
#define SMMU_GNSR1_CBAR31 (0x7c
U
)
#define SMMU_GNSR1_CBFRSYNRA31 (0x47c
U
)
#define SMMU_GNSR1_CBA2R31 (0x87c
U
)
#define SMMU_GNSR1_CBAR32 (0x80
U
)
#define SMMU_GNSR1_CBFRSYNRA32 (0x480
U
)
#define SMMU_GNSR1_CBA2R32 (0x880
U
)
#define SMMU_GNSR1_CBAR33 (0x84
U
)
#define SMMU_GNSR1_CBFRSYNRA33 (0x484
U
)
#define SMMU_GNSR1_CBA2R33 (0x884
U
)
#define SMMU_GNSR1_CBAR34 (0x88
U
)
#define SMMU_GNSR1_CBFRSYNRA34 (0x488
U
)
#define SMMU_GNSR1_CBA2R34 (0x888
U
)
#define SMMU_GNSR1_CBAR35 (0x8c
U
)
#define SMMU_GNSR1_CBFRSYNRA35 (0x48c
U
)
#define SMMU_GNSR1_CBA2R35 (0x88c
U
)
#define SMMU_GNSR1_CBAR36 (0x90
U
)
#define SMMU_GNSR1_CBFRSYNRA36 (0x490
U
)
#define SMMU_GNSR1_CBA2R36 (0x890
U
)
#define SMMU_GNSR1_CBAR37 (0x94
U
)
#define SMMU_GNSR1_CBFRSYNRA37 (0x494
U
)
#define SMMU_GNSR1_CBA2R37 (0x894
U
)
#define SMMU_GNSR1_CBAR38 (0x98
U
)
#define SMMU_GNSR1_CBFRSYNRA38 (0x498
U
)
#define SMMU_GNSR1_CBA2R38 (0x898
U
)
#define SMMU_GNSR1_CBAR39 (0x9c
U
)
#define SMMU_GNSR1_CBFRSYNRA39 (0x49c
U
)
#define SMMU_GNSR1_CBA2R39 (0x89c
U
)
#define SMMU_GNSR1_CBAR40 (0xa0
U
)
#define SMMU_GNSR1_CBFRSYNRA40 (0x4a0
U
)
#define SMMU_GNSR1_CBA2R40 (0x8a0
U
)
#define SMMU_GNSR1_CBAR41 (0xa4
U
)
#define SMMU_GNSR1_CBFRSYNRA41 (0x4a4
U
)
#define SMMU_GNSR1_CBA2R41 (0x8a4
U
)
#define SMMU_GNSR1_CBAR42 (0xa8
U
)
#define SMMU_GNSR1_CBFRSYNRA42 (0x4a8
U
)
#define SMMU_GNSR1_CBA2R42 (0x8a8
U
)
#define SMMU_GNSR1_CBAR43 (0xac
U
)
#define SMMU_GNSR1_CBFRSYNRA43 (0x4ac
U
)
#define SMMU_GNSR1_CBA2R43 (0x8ac
U
)
#define SMMU_GNSR1_CBAR44 (0xb0
U
)
#define SMMU_GNSR1_CBFRSYNRA44 (0x4b0
U
)
#define SMMU_GNSR1_CBA2R44 (0x8b0
U
)
#define SMMU_GNSR1_CBAR45 (0xb4
U
)
#define SMMU_GNSR1_CBFRSYNRA45 (0x4b4
U
)
#define SMMU_GNSR1_CBA2R45 (0x8b4
U
)
#define SMMU_GNSR1_CBAR46 (0xb8
U
)
#define SMMU_GNSR1_CBFRSYNRA46 (0x4b8
U
)
#define SMMU_GNSR1_CBA2R46 (0x8b8
U
)
#define SMMU_GNSR1_CBAR47 (0xbc
U
)
#define SMMU_GNSR1_CBFRSYNRA47 (0x4bc
U
)
#define SMMU_GNSR1_CBA2R47 (0x8bc
U
)
#define SMMU_GNSR1_CBAR48 (0xc0
U
)
#define SMMU_GNSR1_CBFRSYNRA48 (0x4c0
U
)
#define SMMU_GNSR1_CBA2R48 (0x8c0
U
)
#define SMMU_GNSR1_CBAR49 (0xc4
U
)
#define SMMU_GNSR1_CBFRSYNRA49 (0x4c4
U
)
#define SMMU_GNSR1_CBA2R49 (0x8c4
U
)
#define SMMU_GNSR1_CBAR50 (0xc8
U
)
#define SMMU_GNSR1_CBFRSYNRA50 (0x4c8
U
)
#define SMMU_GNSR1_CBA2R50 (0x8c8
U
)
#define SMMU_GNSR1_CBAR51 (0xcc
U
)
#define SMMU_GNSR1_CBFRSYNRA51 (0x4cc
U
)
#define SMMU_GNSR1_CBA2R51 (0x8cc
U
)
#define SMMU_GNSR1_CBAR52 (0xd0
U
)
#define SMMU_GNSR1_CBFRSYNRA52 (0x4d0
U
)
#define SMMU_GNSR1_CBA2R52 (0x8d0
U
)
#define SMMU_GNSR1_CBAR53 (0xd4
U
)
#define SMMU_GNSR1_CBFRSYNRA53 (0x4d4
U
)
#define SMMU_GNSR1_CBA2R53 (0x8d4
U
)
#define SMMU_GNSR1_CBAR54 (0xd8
U
)
#define SMMU_GNSR1_CBFRSYNRA54 (0x4d8
U
)
#define SMMU_GNSR1_CBA2R54 (0x8d8
U
)
#define SMMU_GNSR1_CBAR55 (0xdc
U
)
#define SMMU_GNSR1_CBFRSYNRA55 (0x4dc
U
)
#define SMMU_GNSR1_CBA2R55 (0x8dc
U
)
#define SMMU_GNSR1_CBAR56 (0xe0
U
)
#define SMMU_GNSR1_CBFRSYNRA56 (0x4e0
U
)
#define SMMU_GNSR1_CBA2R56 (0x8e0
U
)
#define SMMU_GNSR1_CBAR57 (0xe4
U
)
#define SMMU_GNSR1_CBFRSYNRA57 (0x4e4
U
)
#define SMMU_GNSR1_CBA2R57 (0x8e4
U
)
#define SMMU_GNSR1_CBAR58 (0xe8
U
)
#define SMMU_GNSR1_CBFRSYNRA58 (0x4e8
U
)
#define SMMU_GNSR1_CBA2R58 (0x8e8
U
)
#define SMMU_GNSR1_CBAR59 (0xec
U
)
#define SMMU_GNSR1_CBFRSYNRA59 (0x4ec
U
)
#define SMMU_GNSR1_CBA2R59 (0x8ec
U
)
#define SMMU_GNSR1_CBAR60 (0xf0
U
)
#define SMMU_GNSR1_CBFRSYNRA60 (0x4f0
U
)
#define SMMU_GNSR1_CBA2R60 (0x8f0
U
)
#define SMMU_GNSR1_CBAR61 (0xf4
U
)
#define SMMU_GNSR1_CBFRSYNRA61 (0x4f4
U
)
#define SMMU_GNSR1_CBA2R61 (0x8f4
U
)
#define SMMU_GNSR1_CBAR62 (0xf8
U
)
#define SMMU_GNSR1_CBFRSYNRA62 (0x4f8
U
)
#define SMMU_GNSR1_CBA2R62 (0x8f8
U
)
#define SMMU_GNSR1_CBAR63 (0xfc
U
)
#define SMMU_GNSR1_CBFRSYNRA63 (0x4fc
U
)
#define SMMU_GNSR1_CBA2R63 (0x8fc
U
)
/*******************************************************************************
* SMMU Global Secure Aux. Configuration Register
******************************************************************************/
#define SMMU_GSR0_SECURE_ACR 0x10
#define SMMU_GNSR_ACR (SMMU_GSR0_SECURE_ACR + 0x400)
#define SMMU_GSR0_PGSIZE_SHIFT 16
#define SMMU_GSR0_PGSIZE_4K (0 << SMMU_GSR0_PGSIZE_SHIFT)
#define SMMU_GSR0_PGSIZE_64K (1 << SMMU_GSR0_PGSIZE_SHIFT)
#define SMMU_ACR_CACHE_LOCK_ENABLE_BIT (1 << 26)
#define SMMU_GSR0_SECURE_ACR 0x10
U
#define SMMU_GNSR_ACR (SMMU_GSR0_SECURE_ACR + 0x400
U
)
#define SMMU_GSR0_PGSIZE_SHIFT 16
U
#define SMMU_GSR0_PGSIZE_4K (0
U
<< SMMU_GSR0_PGSIZE_SHIFT)
#define SMMU_GSR0_PGSIZE_64K (1
U
<< SMMU_GSR0_PGSIZE_SHIFT)
#define SMMU_ACR_CACHE_LOCK_ENABLE_BIT (1
U
<< 26)
/*******************************************************************************
* SMMU Global Aux. Control Register
******************************************************************************/
#define SMMU_CBn_ACTLR_CPRE_BIT (1 << 1)
#define SMMU_CBn_ACTLR_CPRE_BIT (1
U
<< 1)
/*******************************************************************************
* SMMU configuration constants
******************************************************************************/
#define ID1_PAGESIZE (1 << 31)
#define ID1_NUMPAGENDXB_SHIFT 28
#define ID1_NUMPAGENDXB_MASK 7
#define ID1_NUMS2CB_SHIFT 16
#define ID1_NUMS2CB_MASK 0xff
#define ID1_NUMCB_SHIFT 0
#define ID1_NUMCB_MASK 0xff
#define PGSHIFT 16
#define CB_SIZE 0x800000
#define ID1_PAGESIZE (1
U
<< 31)
#define ID1_NUMPAGENDXB_SHIFT 28
U
#define ID1_NUMPAGENDXB_MASK 7
U
#define ID1_NUMS2CB_SHIFT 16
U
#define ID1_NUMS2CB_MASK 0xff
U
#define ID1_NUMCB_SHIFT 0
U
#define ID1_NUMCB_MASK 0xff
U
#define PGSHIFT 16
U
#define CB_SIZE 0x800000
U
static
inline
uint32_t
tegra_smmu_read_32
(
uint32_t
off
)
{
return
mmio_read_32
(
TEGRA_SMMU_BASE
+
off
);
}
typedef
struct
smmu_regs
{
uint32_t
reg
;
uint32_t
val
;
}
smmu_regs_t
;
#define mc_make_sid_override_cfg(name) \
{ \
.reg = TEGRA_MC_STREAMID_BASE + MC_STREAMID_OVERRIDE_CFG_ ## name, \
.val = 0x00000000U, \
}
#define mc_make_sid_security_cfg(name) \
{ \
.reg = TEGRA_MC_STREAMID_BASE + MC_STREAMID_OVERRIDE_TO_SECURITY_CFG(MC_STREAMID_OVERRIDE_CFG_ ## name), \
.val = 0x00000000U, \
}
#define smmu_make_gnsr0_sec_cfg(name) \
{ \
.reg = TEGRA_SMMU0_BASE + SMMU_GNSR0_ ## name, \
.val = 0x00000000U, \
}
/*
* On ARM-SMMU, conditional offset to access secure aliases of non-secure registers
* is 0x400. So, add it to register address
*/
#define smmu_make_gnsr0_nsec_cfg(name) \
{ \
.reg = TEGRA_SMMU0_BASE + 0x400U + SMMU_GNSR0_ ## name, \
.val = 0x00000000U, \
}
#define smmu_make_gnsr0_smr_cfg(n) \
{ \
.reg = TEGRA_SMMU0_BASE + SMMU_GNSR0_SMR ## n, \
.val = 0x00000000U, \
}
#define smmu_make_gnsr0_s2cr_cfg(n) \
{ \
.reg = TEGRA_SMMU0_BASE + SMMU_GNSR0_S2CR ## n, \
.val = 0x00000000U, \
}
#define smmu_make_gnsr1_cbar_cfg(n) \
{ \
.reg = TEGRA_SMMU0_BASE + (1U << PGSHIFT) + SMMU_GNSR1_CBAR ## n, \
.val = 0x00000000U, \
}
#define smmu_make_gnsr1_cba2r_cfg(n) \
{ \
.reg = TEGRA_SMMU0_BASE + (1U << PGSHIFT) + SMMU_GNSR1_CBA2R ## n, \
.val = 0x00000000U, \
}
#define make_smmu_cb_cfg(name, n) \
{ \
.reg = TEGRA_SMMU0_BASE + (CB_SIZE >> 1) + (n * (1 << PGSHIFT)) \
+ SMMU_CBn_ ## name, \
.val = 0x00000000U, \
}
#define smmu_make_smrg_group(n) \
smmu_make_gnsr0_smr_cfg(n), \
smmu_make_gnsr0_s2cr_cfg(n), \
smmu_make_gnsr1_cbar_cfg(n), \
smmu_make_gnsr1_cba2r_cfg(n)
/* don't put "," here. */
#define smmu_make_cb_group(n) \
make_smmu_cb_cfg(SCTLR, n), \
make_smmu_cb_cfg(TCR2, n), \
make_smmu_cb_cfg(TTBR0_LO, n), \
make_smmu_cb_cfg(TTBR0_HI, n), \
make_smmu_cb_cfg(TCR, n), \
make_smmu_cb_cfg(PRRR_MAIR0, n),\
make_smmu_cb_cfg(FSR, n), \
make_smmu_cb_cfg(FAR_LO, n), \
make_smmu_cb_cfg(FAR_HI, n), \
make_smmu_cb_cfg(FSYNR0, n)
/* don't put "," here. */
#define smmu_bypass_cfg \
{ \
.reg = TEGRA_MC_BASE + MC_SMMU_BYPASS_CONFIG, \
.val = 0x00000000U, \
}
#define _START_OF_TABLE_ \
{ \
.reg = 0xCAFE05C7U, \
.val = 0x00000000U, \
}
#define _END_OF_TABLE_ \
{ \
.reg = 0xFFFFFFFFU, \
.val = 0xFFFFFFFFU, \
}
static
inline
void
tegra_smmu_write_32
(
uint32_t
off
,
uint32_t
val
)
{
mmio_write_32
(
TEGRA_SMMU_BASE
+
off
,
val
);
}
void
tegra_smmu_init
(
void
);
void
tegra_smmu_save_context
(
uint64_t
smmu_ctx_addr
);
smmu_regs_t
*
plat_get_smmu_ctx
(
void
);
#endif
/*__SMMU_H */
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/include/platform_def.h
View file @
0f22bef3
/*
* Copyright (c) 2015, ARM Limited and Contributors. All rights reserved.
* Copyright (c) 2015
-2017
, ARM Limited and Contributors. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
...
...
@@ -77,7 +77,8 @@
/*******************************************************************************
* Platform specific page table and MMU setup constants
******************************************************************************/
#define ADDR_SPACE_SIZE (1ull << 35)
#define PLAT_PHY_ADDR_SPACE_SIZE (1ull << 35)
#define PLAT_VIRT_ADDR_SPACE_SIZE (1ull << 35)
/*******************************************************************************
* Some data must be aligned on the biggest cache line size in the platform.
...
...
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/include/t186/tegra_def.h
View file @
0f22bef3
...
...
@@ -182,8 +182,6 @@
#define TZRAM_ENABLE_TZ_LOCK_BIT (1 << 0)
#define MC_TZRAM_CARVEOUT_CLIENT_ACCESS_CFG0 0x21A0
#define MC_TZRAM_CARVEOUT_CLIENT_ACCESS_CFG1 0x21A4
#define TZRAM_CARVEOUT_CPU_WRITE_ACCESS_BIT (1 << 25)
#define TZRAM_CARVEOUT_CPU_READ_ACCESS_BIT (1 << 7)
#define MC_TZRAM_CARVEOUT_CLIENT_ACCESS_CFG2 0x21A8
#define MC_TZRAM_CARVEOUT_CLIENT_ACCESS_CFG3 0x21AC
#define MC_TZRAM_CARVEOUT_CLIENT_ACCESS_CFG4 0x21B0
...
...
@@ -249,6 +247,8 @@
* Tegra scratch registers constants
******************************************************************************/
#define TEGRA_SCRATCH_BASE 0x0C390000
#define SECURE_SCRATCH_RSV1_LO 0x658
#define SECURE_SCRATCH_RSV1_HI 0x65C
#define SECURE_SCRATCH_RSV6 0x680
#define SECURE_SCRATCH_RSV11_LO 0x6A8
#define SECURE_SCRATCH_RSV11_HI 0x6AC
...
...
@@ -259,14 +259,20 @@
#define SECURE_SCRATCH_RSV55_HI 0x80C
/*******************************************************************************
* Tegra Memory Mapped Control Register Access
Bus
constants
* Tegra Memory Mapped Control Register Access constants
******************************************************************************/
#define TEGRA_MMCRAB_BASE 0x0E000000
/*******************************************************************************
* Tegra Memory Mapped Activity Monitor Register Access constants
******************************************************************************/
#define TEGRA_ARM_ACTMON_CTR_BASE 0x0E060000
#define TEGRA_DENVER_ACTMON_CTR_BASE 0x0E070000
/*******************************************************************************
* Tegra SMMU Controller constants
******************************************************************************/
#define TEGRA_SMMU_BASE
0x12000000
#define TEGRA_SMMU
0
_BASE 0x12000000
/*******************************************************************************
* Tegra TZRAM constants
...
...
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/include/tegra_platform.h
View file @
0f22bef3
...
...
@@ -42,8 +42,10 @@ uint32_t tegra_get_chipid_minor(void);
/*
* Tegra chip identifiers
*/
uint8_t
tegra_is_t132
(
void
);
uint8_t
tegra_is_t210
(
void
);
uint8_t
tegra_chipid_is_t132
(
void
);
uint8_t
tegra_chipid_is_t210
(
void
);
uint8_t
tegra_chipid_is_t186
(
void
);
/*
* Tegra platform identifiers
...
...
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/include/tegra_private.h
View file @
0f22bef3
/*
* Copyright (c) 2015-201
6
, ARM Limited and Contributors. All rights reserved.
* Copyright (c) 2015-201
7
, ARM Limited and Contributors. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
...
...
@@ -39,8 +39,8 @@
/*******************************************************************************
* Tegra DRAM memory base address
******************************************************************************/
#define TEGRA_DRAM_BASE 0x80000000
#define TEGRA_DRAM_END 0x27FFFFFFF
#define TEGRA_DRAM_BASE 0x80000000
ULL
#define TEGRA_DRAM_END 0x27FFFFFFF
ULL
/*******************************************************************************
* Struct for parameters received from BL2
...
...
@@ -103,6 +103,8 @@ void tegra_security_setup(void);
void
tegra_security_setup_videomem
(
uintptr_t
base
,
uint64_t
size
);
/* Declarations for tegra_pm.c */
extern
uint8_t
tegra_fake_system_suspend
;
void
tegra_pm_system_suspend_entry
(
void
);
void
tegra_pm_system_suspend_exit
(
void
);
int
tegra_system_suspended
(
void
);
...
...
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/platform.mk
View file @
0f22bef3
...
...
@@ -30,12 +30,29 @@
SOC_DIR
:=
plat/nvidia/tegra/soc/
${TARGET_SOC}
# Enable PSCI v1.0 extended state ID format
PSCI_EXTENDED_STATE_ID
:=
1
# dump the state on crash console
CRASH_REPORTING
:=
1
$(eval
$(call
add_define,CRASH_REPORTING))
# enable assert() for release/debug builds
ENABLE_ASSERTIONS
:=
1
# Disable the PSCI platform compatibility layer
ENABLE_PLAT_COMPAT
:=
0
# enable dynamic memory mapping
PLAT_XLAT_TABLES_DYNAMIC
:=
1
$(eval
$(call
add_define,PLAT_XLAT_TABLES_DYNAMIC))
# Enable PSCI v1.0 extended state ID format
PSCI_EXTENDED_STATE_ID
:=
1
# code and read-only data should be put on separate memory pages
SEPARATE_CODE_AND_RODATA
:=
1
# do not use coherent memory
USE_COHERENT_MEM
:=
0
include
plat/nvidia/tegra/common/tegra_common.mk
include
${SOC_DIR}/platform_${TARGET_SOC}.mk
...
...
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/soc/t132/plat_psci_handlers.c
View file @
0f22bef3
/*
* Copyright (c) 2015-201
6
, ARM Limited and Contributors. All rights reserved.
* Copyright (c) 2015-201
7
, ARM Limited and Contributors. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
...
...
@@ -132,7 +132,7 @@ int tegra_soc_pwr_domain_off(const psci_power_state_t *target_state)
int
tegra_soc_pwr_domain_suspend
(
const
psci_power_state_t
*
target_state
)
{
#if
DEBUG
#if
ENABLE_ASSERTIONS
int
cpu
=
read_mpidr
()
&
MPIDR_CPU_MASK
;
/* SYSTEM_SUSPEND only on CPU0 */
...
...
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/soc/t186/drivers/include/mce.h
→
plat/nvidia/tegra/soc/t186/drivers/include/mce
_private
.h
View file @
0f22bef3
/*
* Copyright (c) 201
5
-201
6
, ARM Limited and Contributors. All rights reserved.
* Copyright (c) 201
6
-201
7
, ARM Limited and Contributors. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
...
...
@@ -28,108 +28,56 @@
* POSSIBILITY OF SUCH DAMAGE.
*/
#ifndef __MCE_H__
#define __MCE_H__
#ifndef __MCE_
PRIVATE_
H__
#define __MCE_
PRIVATE_
H__
#include <mmio.h>
#include <tegra_def.h>
/*******************************************************************************
* MCE commands
******************************************************************************/
typedef
enum
mce_cmd
{
MCE_CMD_ENTER_CSTATE
=
0
,
MCE_CMD_UPDATE_CSTATE_INFO
=
1
,
MCE_CMD_UPDATE_CROSSOVER_TIME
=
2
,
MCE_CMD_READ_CSTATE_STATS
=
3
,
MCE_CMD_WRITE_CSTATE_STATS
=
4
,
MCE_CMD_IS_SC7_ALLOWED
=
5
,
MCE_CMD_ONLINE_CORE
=
6
,
MCE_CMD_CC3_CTRL
=
7
,
MCE_CMD_ECHO_DATA
=
8
,
MCE_CMD_READ_VERSIONS
=
9
,
MCE_CMD_ENUM_FEATURES
=
10
,
MCE_CMD_ROC_FLUSH_CACHE_TRBITS
=
11
,
MCE_CMD_ENUM_READ_MCA
=
12
,
MCE_CMD_ENUM_WRITE_MCA
=
13
,
MCE_CMD_ROC_FLUSH_CACHE
=
14
,
MCE_CMD_ROC_CLEAN_CACHE
=
15
,
MCE_CMD_ENABLE_LATIC
=
16
,
MCE_CMD_UNCORE_PERFMON_REQ
=
17
,
MCE_CMD_MISC_CCPLEX
=
18
,
MCE_CMD_IS_CCX_ALLOWED
=
0xFE
,
MCE_CMD_MAX
=
0xFF
,
}
mce_cmd_t
;
#define MCE_CMD_MASK 0xFF
/*******************************************************************************
* Struct to prepare UPDATE_CSTATE_INFO request
******************************************************************************/
typedef
struct
mce_cstate_info
{
/* cluster cstate value */
uint32_t
cluster
;
/* ccplex cstate value */
uint32_t
ccplex
;
/* system cstate value */
uint32_t
system
;
/* force system state? */
uint8_t
system_state_force
;
/* wake mask value */
uint32_t
wake_mask
;
/* update the wake mask? */
uint8_t
update_wake_mask
;
}
mce_cstate_info_t
;
/*******************************************************************************
* Macros to prepare CSTATE info request
******************************************************************************/
/* Description of the parameters for UPDATE_CSTATE_INFO request */
#define CLUSTER_CSTATE_MASK 0x7
#define CLUSTER_CSTATE_SHIFT 0
#define CLUSTER_CSTATE_UPDATE_BIT (1 << 7)
#define CCPLEX_CSTATE_MASK 0x3
#define CCPLEX_CSTATE_SHIFT 8
#define CCPLEX_CSTATE_UPDATE_BIT (1 << 15)
#define SYSTEM_CSTATE_MASK 0xF
#define SYSTEM_CSTATE_SHIFT 16
#define SYSTEM_CSTATE_FORCE_UPDATE_SHIFT 22
#define SYSTEM_CSTATE_FORCE_UPDATE_BIT (1 << 22)
#define SYSTEM_CSTATE_UPDATE_BIT (1 << 23)
#define CSTATE_WAKE_MASK_UPDATE_BIT (1 << 31)
#define CSTATE_WAKE_MASK_SHIFT 32
#define CSTATE_WAKE_MASK_CLEAR 0xFFFFFFFF
#define CLUSTER_CSTATE_MASK 0x7
ULL
#define CLUSTER_CSTATE_SHIFT 0
U
#define CLUSTER_CSTATE_UPDATE_BIT (1
ULL
<< 7)
#define CCPLEX_CSTATE_MASK 0x3
ULL
#define CCPLEX_CSTATE_SHIFT 8
ULL
#define CCPLEX_CSTATE_UPDATE_BIT (1
ULL
<< 15)
#define SYSTEM_CSTATE_MASK 0xF
ULL
#define SYSTEM_CSTATE_SHIFT 16
ULL
#define SYSTEM_CSTATE_FORCE_UPDATE_SHIFT 22
ULL
#define SYSTEM_CSTATE_FORCE_UPDATE_BIT (1
ULL
<< 22)
#define SYSTEM_CSTATE_UPDATE_BIT (1
ULL
<< 23)
#define CSTATE_WAKE_MASK_UPDATE_BIT (1
ULL
<< 31)
#define CSTATE_WAKE_MASK_SHIFT 32
ULL
#define CSTATE_WAKE_MASK_CLEAR 0xFFFFFFFF
U
/*******************************************************************************
* Auto-CC3 control macros
******************************************************************************/
#define MCE_AUTO_CC3_FREQ_MASK 0x1FF
#define MCE_AUTO_CC3_FREQ_SHIFT 0
#define MCE_AUTO_CC3_VTG_MASK 0x7F
#define MCE_AUTO_CC3_VTG_SHIFT 16
#define MCE_AUTO_CC3_ENABLE_BIT (1 << 31)
#define MCE_AUTO_CC3_FREQ_MASK 0x1FF
U
#define MCE_AUTO_CC3_FREQ_SHIFT 0
U
#define MCE_AUTO_CC3_VTG_MASK 0x7F
U
#define MCE_AUTO_CC3_VTG_SHIFT 16
U
#define MCE_AUTO_CC3_ENABLE_BIT (1
U
<< 31)
/*******************************************************************************
* Macros for the 'IS_SC7_ALLOWED' command
******************************************************************************/
#define MCE_SC7_ALLOWED_MASK 0x7
#define MCE_SC7_WAKE_TIME_SHIFT 32
#define MCE_SC7_ALLOWED_MASK 0x7
U
#define MCE_SC7_WAKE_TIME_SHIFT 32
U
/*******************************************************************************
* Macros for 'read/write ctats' commands
******************************************************************************/
#define MCE_CSTATE_STATS_TYPE_SHIFT 32
#define MCE_CSTATE_WRITE_DATA_LO_MASK 0xF
#define MCE_CSTATE_STATS_TYPE_SHIFT 32
ULL
#define MCE_CSTATE_WRITE_DATA_LO_MASK 0xF
U
/*******************************************************************************
* Macros for 'update crossover threshold' command
******************************************************************************/
#define MCE_CROSSOVER_THRESHOLD_TIME_SHIFT 32
/*******************************************************************************
* Timeout value used to powerdown a core
******************************************************************************/
#define MCE_CORE_SLEEP_TIME_INFINITE 0xFFFFFFFF
#define MCE_CROSSOVER_THRESHOLD_TIME_SHIFT 32U
/*******************************************************************************
* MCA command struct
...
...
@@ -152,9 +100,10 @@ typedef union mca_cmd {
******************************************************************************/
typedef
union
mca_arg
{
struct
err
{
uint64_t
error
:
8
;
uint64_t
unused
:
48
;
uint64_t
finish
:
8
;
uint32_t
error
:
8
;
uint32_t
unused
:
24
;
uint32_t
unused2
:
24
;
uint32_t
finish
:
8
;
}
err
;
struct
arg
{
uint32_t
low
;
...
...
@@ -171,45 +120,45 @@ typedef union uncore_perfmon_req {
/*
* Commands: 0 = READ, 1 = WRITE
*/
uint
64
_t
cmd
:
8
;
uint
32
_t
cmd
:
8
;
/*
* The unit group: L2=0, L3=1, ROC=2, MC=3, IOB=4
*/
uint
64
_t
grp
:
4
;
uint
32
_t
grp
:
4
;
/*
* Unit selector: Selects the unit instance, with 0 = Unit
* = (number of units in group) - 1.
*/
uint
64
_t
unit
:
4
;
uint
32
_t
unit
:
4
;
/*
* Selects the uncore perfmon register to access
*/
uint
64
_t
reg
:
8
;
uint
32
_t
reg
:
8
;
/*
* Counter number. Selects which counter to use for
* registers NV_PMEVCNTR and NV_PMEVTYPER.
*/
uint
64
_t
counter
:
8
;
uint
32
_t
counter
:
8
;
}
perfmon_command
;
struct
perfmon_status
{
/*
* Resulting command status
*/
uint
64
_t
val
:
8
;
uint
64
_t
unused
:
24
;
uint
32
_t
val
:
8
;
uint
32
_t
unused
:
24
;
}
perfmon_status
;
uint64_t
data
;
}
uncore_perfmon_req_t
;
#define UNCORE_PERFMON_CMD_READ 0
#define UNCORE_PERFMON_CMD_WRITE 1
#define UNCORE_PERFMON_CMD_READ 0
U
#define UNCORE_PERFMON_CMD_WRITE 1
U
#define UNCORE_PERFMON_CMD_MASK 0xFF
#define UNCORE_PERFMON_UNIT_GRP_MASK 0xF
#define UNCORE_PERFMON_SELECTOR_MASK 0xF
#define UNCORE_PERFMON_REG_MASK 0xFF
#define UNCORE_PERFMON_CTR_MASK 0xFF
#define UNCORE_PERFMON_RESP_STATUS_MASK 0xFF
#define UNCORE_PERFMON_CMD_MASK 0xFF
U
#define UNCORE_PERFMON_UNIT_GRP_MASK 0xF
U
#define UNCORE_PERFMON_SELECTOR_MASK 0xF
U
#define UNCORE_PERFMON_REG_MASK 0xFF
U
#define UNCORE_PERFMON_CTR_MASK 0xFF
U
#define UNCORE_PERFMON_RESP_STATUS_MASK 0xFF
U
/*******************************************************************************
* Structure populated by arch specific code to export routines which perform
...
...
@@ -353,16 +302,6 @@ typedef struct arch_mce_ops {
uint32_t
value
);
}
arch_mce_ops_t
;
int
mce_command_handler
(
mce_cmd_t
cmd
,
uint64_t
arg0
,
uint64_t
arg1
,
uint64_t
arg2
);
int
mce_update_reset_vector
(
void
);
int
mce_update_gsc_videomem
(
void
);
int
mce_update_gsc_tzdram
(
void
);
int
mce_update_gsc_tzram
(
void
);
__dead2
void
mce_enter_ccplex_state
(
uint32_t
state_idx
);
void
mce_update_cstate_info
(
mce_cstate_info_t
*
cstate
);
void
mce_verify_firmware_version
(
void
);
/* declarations for ARI/NVG handler functions */
int
ari_enter_cstate
(
uint32_t
ari_base
,
uint32_t
state
,
uint32_t
wake_time
);
int
ari_update_cstate_info
(
uint32_t
ari_base
,
uint32_t
cluster
,
uint32_t
ccplex
,
...
...
@@ -399,4 +338,4 @@ int nvg_is_sc7_allowed(uint32_t ari_base, uint32_t state, uint32_t wake_time);
int
nvg_online_core
(
uint32_t
ari_base
,
uint32_t
core
);
int
nvg_cc3_ctrl
(
uint32_t
ari_base
,
uint32_t
freq
,
uint32_t
volt
,
uint8_t
enable
);
#endif
/* __MCE_H__ */
#endif
/* __MCE_
PRIVATE_
H__ */
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/soc/t186/drivers/include/t18x_ari.h
View file @
0f22bef3
/*
* Copyright (c) 2016, ARM Limited and Contributors. All rights reserved.
* Copyright (c) 2016
-2017
, ARM Limited and Contributors. All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
...
...
@@ -40,102 +40,103 @@
*/
enum
{
TEGRA_ARI_VERSION_MAJOR
=
3
,
TEGRA_ARI_VERSION_MINOR
=
0
,
TEGRA_ARI_VERSION_MAJOR
=
3
U
,
TEGRA_ARI_VERSION_MINOR
=
1U
,
};
typedef
enum
{
/* indexes below get the core lock */
TEGRA_ARI_MISC
=
0
,
TEGRA_ARI_MISC
=
0
U
,
/* index 1 is deprecated */
/* index 2 is deprecated */
/* index 3 is deprecated */
TEGRA_ARI_ONLINE_CORE
=
4
,
TEGRA_ARI_ONLINE_CORE
=
4
U
,
/* indexes below need cluster lock */
TEGRA_ARI_MISC_CLUSTER
=
41
,
TEGRA_ARI_IS_CCX_ALLOWED
=
42
,
TEGRA_ARI_CC3_CTRL
=
43
,
TEGRA_ARI_MISC_CLUSTER
=
41
U
,
TEGRA_ARI_IS_CCX_ALLOWED
=
42
U
,
TEGRA_ARI_CC3_CTRL
=
43
U
,
/* indexes below need ccplex lock */
TEGRA_ARI_ENTER_CSTATE
=
80
,
TEGRA_ARI_UPDATE_CSTATE_INFO
=
81
,
TEGRA_ARI_IS_SC7_ALLOWED
=
82
,
TEGRA_ARI_ENTER_CSTATE
=
80
U
,
TEGRA_ARI_UPDATE_CSTATE_INFO
=
81
U
,
TEGRA_ARI_IS_SC7_ALLOWED
=
82
U
,
/* index 83 is deprecated */
TEGRA_ARI_PERFMON
=
84
,
TEGRA_ARI_UPDATE_CCPLEX_GSC
=
85
,
TEGRA_ARI_PERFMON
=
84
U
,
TEGRA_ARI_UPDATE_CCPLEX_GSC
=
85
U
,
/* index 86 is depracated */
/* index 87 is deprecated */
TEGRA_ARI_ROC_FLUSH_CACHE_ONLY
=
88
,
TEGRA_ARI_ROC_FLUSH_CACHE_TRBITS
=
89
,
TEGRA_ARI_MISC_CCPLEX
=
90
,
TEGRA_ARI_MCA
=
91
,
TEGRA_ARI_UPDATE_CROSSOVER
=
92
,
TEGRA_ARI_CSTATE_STATS
=
93
,
TEGRA_ARI_WRITE_CSTATE_STATS
=
94
,
TEGRA_ARI_COPY_MISCREG_AA64_RST
=
95
,
TEGRA_ARI_ROC_CLEAN_CACHE_ONLY
=
96
,
TEGRA_ARI_ROC_FLUSH_CACHE_ONLY
=
88
U
,
TEGRA_ARI_ROC_FLUSH_CACHE_TRBITS
=
89
U
,
TEGRA_ARI_MISC_CCPLEX
=
90
U
,
TEGRA_ARI_MCA
=
91
U
,
TEGRA_ARI_UPDATE_CROSSOVER
=
92
U
,
TEGRA_ARI_CSTATE_STATS
=
93
U
,
TEGRA_ARI_WRITE_CSTATE_STATS
=
94
U
,
TEGRA_ARI_COPY_MISCREG_AA64_RST
=
95
U
,
TEGRA_ARI_ROC_CLEAN_CACHE_ONLY
=
96
U
,
}
tegra_ari_req_id_t
;
typedef
enum
{
TEGRA_ARI_MISC_ECHO
=
0
,
TEGRA_ARI_MISC_VERSION
=
1
,
TEGRA_ARI_MISC_FEATURE_LEAF_0
=
2
,
TEGRA_ARI_MISC_ECHO
=
0
U
,
TEGRA_ARI_MISC_VERSION
=
1
U
,
TEGRA_ARI_MISC_FEATURE_LEAF_0
=
2
U
,
}
tegra_ari_misc_index_t
;
typedef
enum
{
TEGRA_ARI_MISC_CCPLEX_SHUTDOWN_POWER_OFF
=
0
,
TEGRA_ARI_MISC_CCPLEX_SHUTDOWN_REBOOT
=
1
,
TEGRA_ARI_MISC_CCPLEX_CORESIGHT_CG_CTRL
=
2
,
TEGRA_ARI_MISC_CCPLEX_SHUTDOWN_POWER_OFF
=
0U
,
TEGRA_ARI_MISC_CCPLEX_SHUTDOWN_REBOOT
=
1U
,
TEGRA_ARI_MISC_CCPLEX_CORESIGHT_CG_CTRL
=
2U
,
TEGRA_ARI_MISC_CCPLEX_EDBGREQ
=
3U
,
}
tegra_ari_misc_ccplex_index_t
;
typedef
enum
{
TEGRA_ARI_CORE_C0
=
0
,
TEGRA_ARI_CORE_C1
=
1
,
TEGRA_ARI_CORE_C6
=
6
,
TEGRA_ARI_CORE_C7
=
7
,
TEGRA_ARI_CORE_WARMRSTREQ
=
8
,
TEGRA_ARI_CORE_C0
=
0
U
,
TEGRA_ARI_CORE_C1
=
1
U
,
TEGRA_ARI_CORE_C6
=
6
U
,
TEGRA_ARI_CORE_C7
=
7
U
,
TEGRA_ARI_CORE_WARMRSTREQ
=
8
U
,
}
tegra_ari_core_sleep_state_t
;
typedef
enum
{
TEGRA_ARI_CLUSTER_CC0
=
0
,
TEGRA_ARI_CLUSTER_CC1
=
1
,
TEGRA_ARI_CLUSTER_CC6
=
6
,
TEGRA_ARI_CLUSTER_CC7
=
7
,
TEGRA_ARI_CLUSTER_CC0
=
0
U
,
TEGRA_ARI_CLUSTER_CC1
=
1
U
,
TEGRA_ARI_CLUSTER_CC6
=
6
U
,
TEGRA_ARI_CLUSTER_CC7
=
7
U
,
}
tegra_ari_cluster_sleep_state_t
;
typedef
enum
{
TEGRA_ARI_CCPLEX_CCP0
=
0
,
TEGRA_ARI_CCPLEX_CCP1
=
1
,
TEGRA_ARI_CCPLEX_CCP3
=
3
,
/* obsoleted */
TEGRA_ARI_CCPLEX_CCP0
=
0
U
,
TEGRA_ARI_CCPLEX_CCP1
=
1
U
,
TEGRA_ARI_CCPLEX_CCP3
=
3
U
,
/* obsoleted */
}
tegra_ari_ccplex_sleep_state_t
;
typedef
enum
{
TEGRA_ARI_SYSTEM_SC0
=
0
,
TEGRA_ARI_SYSTEM_SC1
=
1
,
/* obsoleted */
TEGRA_ARI_SYSTEM_SC2
=
2
,
/* obsoleted */
TEGRA_ARI_SYSTEM_SC3
=
3
,
/* obsoleted */
TEGRA_ARI_SYSTEM_SC4
=
4
,
/* obsoleted */
TEGRA_ARI_SYSTEM_SC7
=
7
,
TEGRA_ARI_SYSTEM_SC8
=
8
,
TEGRA_ARI_SYSTEM_SC0
=
0
U
,
TEGRA_ARI_SYSTEM_SC1
=
1
U
,
/* obsoleted */
TEGRA_ARI_SYSTEM_SC2
=
2
U
,
/* obsoleted */
TEGRA_ARI_SYSTEM_SC3
=
3
U
,
/* obsoleted */
TEGRA_ARI_SYSTEM_SC4
=
4
U
,
/* obsoleted */
TEGRA_ARI_SYSTEM_SC7
=
7
U
,
TEGRA_ARI_SYSTEM_SC8
=
8
U
,
}
tegra_ari_system_sleep_state_t
;
typedef
enum
{
TEGRA_ARI_CROSSOVER_C1_C6
=
0
,
TEGRA_ARI_CROSSOVER_CC1_CC6
=
1
,
TEGRA_ARI_CROSSOVER_CC1_CC7
=
2
,
TEGRA_ARI_CROSSOVER_CCP1_CCP3
=
3
,
/* obsoleted */
TEGRA_ARI_CROSSOVER_CCP3_SC2
=
4
,
/* obsoleted */
TEGRA_ARI_CROSSOVER_CCP3_SC3
=
5
,
/* obsoleted */
TEGRA_ARI_CROSSOVER_CCP3_SC4
=
6
,
/* obsoleted */
TEGRA_ARI_CROSSOVER_CCP3_SC7
=
7
,
/* obsoleted */
TEGRA_ARI_CROSSOVER_SC0_SC7
=
7
,
TEGRA_ARI_CROSSOVER_CCP3_SC1
=
8
,
/* obsoleted */
TEGRA_ARI_CROSSOVER_C1_C6
=
0
U
,
TEGRA_ARI_CROSSOVER_CC1_CC6
=
1
U
,
TEGRA_ARI_CROSSOVER_CC1_CC7
=
2
U
,
TEGRA_ARI_CROSSOVER_CCP1_CCP3
=
3
U
,
/* obsoleted */
TEGRA_ARI_CROSSOVER_CCP3_SC2
=
4
U
,
/* obsoleted */
TEGRA_ARI_CROSSOVER_CCP3_SC3
=
5
U
,
/* obsoleted */
TEGRA_ARI_CROSSOVER_CCP3_SC4
=
6
U
,
/* obsoleted */
TEGRA_ARI_CROSSOVER_CCP3_SC7
=
7
U
,
/* obsoleted */
TEGRA_ARI_CROSSOVER_SC0_SC7
=
7
U
,
TEGRA_ARI_CROSSOVER_CCP3_SC1
=
8
U
,
/* obsoleted */
}
tegra_ari_crossover_index_t
;
typedef
enum
{
TEGRA_ARI_CSTATE_STATS_CLEAR
=
0
,
TEGRA_ARI_CSTATE_STATS_SC7_ENTRIES
,
TEGRA_ARI_CSTATE_STATS_CLEAR
=
0
U
,
TEGRA_ARI_CSTATE_STATS_SC7_ENTRIES
=
1U
,
TEGRA_ARI_CSTATE_STATS_SC4_ENTRIES
,
/* obsoleted */
TEGRA_ARI_CSTATE_STATS_SC3_ENTRIES
,
/* obsoleted */
TEGRA_ARI_CSTATE_STATS_SC2_ENTRIES
,
/* obsoleted */
...
...
@@ -146,304 +147,314 @@ typedef enum {
TEGRA_ARI_CSTATE_STATS_D15_CC7_ENTRIES
,
TEGRA_ARI_CSTATE_STATS_D15_0_C6_ENTRIES
,
TEGRA_ARI_CSTATE_STATS_D15_1_C6_ENTRIES
,
TEGRA_ARI_CSTATE_STATS_D15_0_C7_ENTRIES
=
14
,
TEGRA_ARI_CSTATE_STATS_D15_0_C7_ENTRIES
=
14
U
,
TEGRA_ARI_CSTATE_STATS_D15_1_C7_ENTRIES
,
TEGRA_ARI_CSTATE_STATS_A57_0_C7_ENTRIES
=
18
,
TEGRA_ARI_CSTATE_STATS_A57_0_C7_ENTRIES
=
18
U
,
TEGRA_ARI_CSTATE_STATS_A57_1_C7_ENTRIES
,
TEGRA_ARI_CSTATE_STATS_A57_2_C7_ENTRIES
,
TEGRA_ARI_CSTATE_STATS_A57_3_C7_ENTRIES
,
TEGRA_ARI_CSTATE_STATS_LAST_CSTATE_ENTRY_D15_0
,
TEGRA_ARI_CSTATE_STATS_LAST_CSTATE_ENTRY_D15_1
,
TEGRA_ARI_CSTATE_STATS_LAST_CSTATE_ENTRY_A57_0
=
26
,
TEGRA_ARI_CSTATE_STATS_LAST_CSTATE_ENTRY_A57_0
=
26
U
,
TEGRA_ARI_CSTATE_STATS_LAST_CSTATE_ENTRY_A57_1
,
TEGRA_ARI_CSTATE_STATS_LAST_CSTATE_ENTRY_A57_2
,
TEGRA_ARI_CSTATE_STATS_LAST_CSTATE_ENTRY_A57_3
,
}
tegra_ari_cstate_stats_index_t
;
typedef
enum
{
TEGRA_ARI_GSC_ALL
=
0
,
TEGRA_ARI_GSC_BPMP
=
6
,
TEGRA_ARI_GSC_APE
=
7
,
TEGRA_ARI_GSC_SPE
=
8
,
TEGRA_ARI_GSC_SCE
=
9
,
TEGRA_ARI_GSC_APR
=
10
,
TEGRA_ARI_GSC_TZRAM
=
11
,
TEGRA_ARI_GSC_SE
=
12
,
TEGRA_ARI_GSC_BPMP_TO_SPE
=
16
,
TEGRA_ARI_GSC_SPE_TO_BPMP
=
17
,
TEGRA_ARI_GSC_CPU_TZ_TO_BPMP
=
18
,
TEGRA_ARI_GSC_BPMP_TO_CPU_TZ
=
19
,
TEGRA_ARI_GSC_CPU_NS_TO_BPMP
=
20
,
TEGRA_ARI_GSC_BPMP_TO_CPU_NS
=
21
,
TEGRA_ARI_GSC_IPC_SE_SPE_SCE_BPMP
=
22
,
TEGRA_ARI_GSC_SC7_RESUME_FW
=
23
,
TEGRA_ARI_GSC_TZ_DRAM_IDX
=
34
,
TEGRA_ARI_GSC_VPR_IDX
=
35
,
TEGRA_ARI_GSC_ALL
=
0U
,
TEGRA_ARI_GSC_BPMP
=
6U
,
TEGRA_ARI_GSC_APE
=
7U
,
TEGRA_ARI_GSC_SPE
=
8U
,
TEGRA_ARI_GSC_SCE
=
9U
,
TEGRA_ARI_GSC_APR
=
10U
,
TEGRA_ARI_GSC_TZRAM
=
11U
,
TEGRA_ARI_GSC_SE
=
12U
,
TEGRA_ARI_GSC_BPMP_TO_SPE
=
16U
,
TEGRA_ARI_GSC_SPE_TO_BPMP
=
17U
,
TEGRA_ARI_GSC_CPU_TZ_TO_BPMP
=
18U
,
TEGRA_ARI_GSC_BPMP_TO_CPU_TZ
=
19U
,
TEGRA_ARI_GSC_CPU_NS_TO_BPMP
=
20U
,
TEGRA_ARI_GSC_BPMP_TO_CPU_NS
=
21U
,
TEGRA_ARI_GSC_IPC_SE_SPE_SCE_BPMP
=
22U
,
TEGRA_ARI_GSC_SC7_RESUME_FW
=
23U
,
TEGRA_ARI_GSC_TZ_DRAM_IDX
=
34U
,
TEGRA_ARI_GSC_VPR_IDX
=
35U
,
}
tegra_ari_gsc_index_t
;
/* This macro will produce enums for __name##_LSB, __name##_MSB and __name##_MSK */
#define TEGRA_ARI_ENUM_MASK_LSB_MSB(__name, __lsb, __msb) __name##_LSB = __lsb, __name##_MSB = __msb
typedef
enum
{
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_UPDATE_CSTATE_INFO__CLUSTER_CSTATE
,
0
,
2
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_UPDATE_CSTATE_INFO__CLUSTER_CSTATE_PRESENT
,
7
,
7
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_UPDATE_CSTATE_INFO__CCPLEX_CSTATE
,
8
,
9
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_UPDATE_CSTATE_INFO__CCPLEX_CSTATE_PRESENT
,
15
,
15
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_UPDATE_CSTATE_INFO__SYSTEM_CSTATE
,
16
,
19
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_UPDATE_CSTATE_INFO__IGNORE_CROSSOVERS
,
22
,
22
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_UPDATE_CSTATE_INFO__SYSTEM_CSTATE_PRESENT
,
23
,
23
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_UPDATE_CSTATE_INFO__WAKE_MASK_PRESENT
,
31
,
31
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_UPDATE_CSTATE_INFO__CLUSTER_CSTATE
,
0
U
,
2
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_UPDATE_CSTATE_INFO__CLUSTER_CSTATE_PRESENT
,
7
U
,
7
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_UPDATE_CSTATE_INFO__CCPLEX_CSTATE
,
8
U
,
9
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_UPDATE_CSTATE_INFO__CCPLEX_CSTATE_PRESENT
,
15
U
,
15
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_UPDATE_CSTATE_INFO__SYSTEM_CSTATE
,
16
U
,
19
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_UPDATE_CSTATE_INFO__IGNORE_CROSSOVERS
,
22
U
,
22
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_UPDATE_CSTATE_INFO__SYSTEM_CSTATE_PRESENT
,
23
U
,
23
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_UPDATE_CSTATE_INFO__WAKE_MASK_PRESENT
,
31
U
,
31
U
),
}
tegra_ari_update_cstate_info_bitmasks_t
;
typedef
enum
{
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MISC_CCPLEX_CORESIGHT_CG_CTRL__EN
,
0
,
0
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MISC_CCPLEX_CORESIGHT_CG_CTRL__EN
,
0
U
,
0
U
),
}
tegra_ari_misc_ccplex_bitmasks_t
;
typedef
enum
{
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_CC3_CTRL__IDLE_FREQ
,
0
,
8
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_CC3_CTRL__IDLE_VOLT
,
16
,
23
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_CC3_CTRL__ENABLE
,
31
,
31
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_CC3_CTRL__IDLE_FREQ
,
0
U
,
8
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_CC3_CTRL__IDLE_VOLT
,
16
U
,
23
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_CC3_CTRL__ENABLE
,
31
U
,
31
U
),
}
tegra_ari_cc3_ctrl_bitmasks_t
;
typedef
enum
{
TEGRA_ARI_MCA_NOP
=
0
,
TEGRA_ARI_MCA_READ_SERR
=
1
,
TEGRA_ARI_MCA_WRITE_SERR
=
2
,
TEGRA_ARI_MCA_CLEAR_SERR
=
4
,
TEGRA_ARI_MCA_REPORT_SERR
=
5
,
TEGRA_ARI_MCA_READ_INTSTS
=
6
,
TEGRA_ARI_MCA_WRITE_INTSTS
=
7
,
TEGRA_ARI_MCA_READ_PREBOOT_SERR
=
8
,
TEGRA_ARI_MCA_NOP
=
0
U
,
TEGRA_ARI_MCA_READ_SERR
=
1
U
,
TEGRA_ARI_MCA_WRITE_SERR
=
2
U
,
TEGRA_ARI_MCA_CLEAR_SERR
=
4
U
,
TEGRA_ARI_MCA_REPORT_SERR
=
5
U
,
TEGRA_ARI_MCA_READ_INTSTS
=
6
U
,
TEGRA_ARI_MCA_WRITE_INTSTS
=
7
U
,
TEGRA_ARI_MCA_READ_PREBOOT_SERR
=
8
U
,
}
tegra_ari_mca_commands_t
;
typedef
enum
{
TEGRA_ARI_MCA_RD_WR_DPMU
=
0
,
TEGRA_ARI_MCA_RD_WR_IOB
=
1
,
TEGRA_ARI_MCA_RD_WR_MCB
=
2
,
TEGRA_ARI_MCA_RD_WR_CCE
=
3
,
TEGRA_ARI_MCA_RD_WR_CQX
=
4
,
TEGRA_ARI_MCA_RD_WR_CTU
=
5
,
TEGRA_ARI_MCA_RD_BANK_INFO
=
0x0f
,
TEGRA_ARI_MCA_RD_BANK_TEMPLATE
=
0x10
,
TEGRA_ARI_MCA_RD_WR_SECURE_ACCESS_REGISTER
=
0x11
,
TEGRA_ARI_MCA_RD_WR_GLOBAL_CONFIG_REGISTER
=
0x12
,
TEGRA_ARI_MCA_RD_WR_DPMU
=
0U
,
TEGRA_ARI_MCA_RD_WR_IOB
=
1U
,
TEGRA_ARI_MCA_RD_WR_MCB
=
2U
,
TEGRA_ARI_MCA_RD_WR_CCE
=
3U
,
TEGRA_ARI_MCA_RD_WR_CQX
=
4U
,
TEGRA_ARI_MCA_RD_WR_CTU
=
5U
,
TEGRA_ARI_MCA_RD_WR_JSR_MTS
=
7U
,
TEGRA_ARI_MCA_RD_BANK_INFO
=
0x0fU
,
TEGRA_ARI_MCA_RD_BANK_TEMPLATE
=
0x10U
,
TEGRA_ARI_MCA_RD_WR_SECURE_ACCESS_REGISTER
=
0x11U
,
TEGRA_ARI_MCA_RD_WR_GLOBAL_CONFIG_REGISTER
=
0x12U
,
}
tegra_ari_mca_rd_wr_indexes_t
;
typedef
enum
{
TEGRA_ARI_MCA_RD_WR_ASERRX_CTRL
=
0
,
TEGRA_ARI_MCA_RD_WR_ASERRX_STATUS
=
1
,
TEGRA_ARI_MCA_RD_WR_ASERRX_ADDR
=
2
,
TEGRA_ARI_MCA_RD_WR_ASERRX_MISC1
=
3
,
TEGRA_ARI_MCA_RD_WR_ASERRX_MISC2
=
4
,
TEGRA_ARI_MCA_RD_WR_ASERRX_CTRL
=
0
U
,
TEGRA_ARI_MCA_RD_WR_ASERRX_STATUS
=
1
U
,
TEGRA_ARI_MCA_RD_WR_ASERRX_ADDR
=
2
U
,
TEGRA_ARI_MCA_RD_WR_ASERRX_MISC1
=
3
U
,
TEGRA_ARI_MCA_RD_WR_ASERRX_MISC2
=
4
U
,
}
tegra_ari_mca_read_asserx_subindexes_t
;
typedef
enum
{
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_SECURE_REGISTER_SETTING_ENABLES_NS_PERMITTED
,
0
,
0
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_SECURE_REGISTER_READING_STATUS_NS_PERMITTED
,
1
,
1
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_SECURE_REGISTER_PENDING_MCA_ERRORS_NS_PERMITTED
,
2
,
2
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_SECURE_REGISTER_CLEARING_MCA_INTERRUPTS_NS_PERMITTED
,
3
,
3
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_SECURE_REGISTER_SETTING_ENABLES_NS_PERMITTED
,
0
U
,
0
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_SECURE_REGISTER_READING_STATUS_NS_PERMITTED
,
1
U
,
1
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_SECURE_REGISTER_PENDING_MCA_ERRORS_NS_PERMITTED
,
2
U
,
2
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_SECURE_REGISTER_CLEARING_MCA_INTERRUPTS_NS_PERMITTED
,
3
U
,
3
U
),
}
tegra_ari_mca_secure_register_bitmasks_t
;
typedef
enum
{
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_SERR_ERR_CODE
,
0
,
15
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_PWM_ERR
,
16
,
16
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_CRAB_ERR
,
17
,
17
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_RD_WR_N
,
18
,
18
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_UCODE_ERR
,
19
,
19
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_PWM
,
20
,
23
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_AV
,
58
,
58
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_MV
,
59
,
59
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_EN
,
60
,
60
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_UC
,
61
,
61
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_OVF
,
62
,
62
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_VAL
,
63
,
63
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_ADDR_ADDR
,
0
,
41
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_ADDR_UCODE_ERRCD
,
42
,
52
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_CTRL_EN_PWM_ERR
,
0
,
0
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_CTRL_EN_CRAB_ERR
,
1
,
1
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_CTRL_EN_UCODE_ERR
,
3
,
3
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_SERR_ERR_CODE
,
0
U
,
15
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_PWM_ERR
,
16
U
,
16
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_CRAB_ERR
,
17
U
,
17
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_RD_WR_N
,
18
U
,
18
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_UCODE_ERR
,
19
U
,
19
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_PWM
,
20
U
,
23
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_AV
,
58
U
,
58
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_MV
,
59
U
,
59
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_EN
,
60
U
,
60
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_UC
,
61
U
,
61
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_OVF
,
62
U
,
62
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_STAT_VAL
,
63
U
,
63
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_ADDR_ADDR
,
0
U
,
41
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_ADDR_UCODE_ERRCD
,
42
U
,
52
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_CTRL_EN_PWM_ERR
,
0
U
,
0
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_CTRL_EN_CRAB_ERR
,
1
U
,
1
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR0_CTRL_EN_UCODE_ERR
,
3
U
,
3
U
),
}
tegra_ari_mca_aserr0_bitmasks_t
;
typedef
enum
{
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_SERR_ERR_CODE
,
0
,
15
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_MSI_ERR
,
16
,
16
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_IHI_ERR
,
17
,
17
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_CRI_ERR
,
18
,
18
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_MMCRAB_ERR
,
19
,
19
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_CSI_ERR
,
20
,
20
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_RD_WR_N
,
21
,
21
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_REQ_ERRT
,
22
,
23
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_RESP_ERRT
,
24
,
25
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_AV
,
58
,
58
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_MV
,
59
,
59
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_EN
,
60
,
60
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_UC
,
61
,
61
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_OVF
,
62
,
62
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_VAL
,
63
,
63
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_AXI_ID
,
0
,
7
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_CQX_ID
,
8
,
27
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_CQX_CID
,
28
,
31
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_CQX_CMD
,
32
,
35
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_CTRL_EN_MSI_ERR
,
0
,
0
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_CTRL_EN_IHI_ERR
,
1
,
1
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_CTRL_EN_CRI_ERR
,
2
,
2
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_CTRL_EN_MMCRAB_ERR
,
3
,
3
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_CTRL_EN_CSI_ERR
,
4
,
4
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_MISC_ADDR
,
0
,
41
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_SERR_ERR_CODE
,
0
U
,
15
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_MSI_ERR
,
16
U
,
16
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_IHI_ERR
,
17
U
,
17
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_CRI_ERR
,
18
U
,
18
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_MMCRAB_ERR
,
19
U
,
19
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_CSI_ERR
,
20
U
,
20
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_RD_WR_N
,
21
U
,
21
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_REQ_ERRT
,
22
U
,
23
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_RESP_ERRT
,
24
U
,
25
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_AV
,
58
U
,
58
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_MV
,
59
U
,
59
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_EN
,
60
U
,
60
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_UC
,
61
U
,
61
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_OVF
,
62
U
,
62
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_VAL
,
63
U
,
63
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_AXI_ID
,
0
U
,
7
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_CQX_ID
,
8
U
,
27
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_CQX_CID
,
28
U
,
31
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_STAT_CQX_CMD
,
32
U
,
35
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_CTRL_EN_MSI_ERR
,
0
U
,
0
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_CTRL_EN_IHI_ERR
,
1
U
,
1
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_CTRL_EN_CRI_ERR
,
2
U
,
2
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_CTRL_EN_MMCRAB_ERR
,
3
U
,
3
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_CTRL_EN_CSI_ERR
,
4
U
,
4
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR1_MISC_ADDR
,
0
U
,
41
U
),
}
tegra_ari_mca_aserr1_bitmasks_t
;
typedef
enum
{
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_SERR_ERR_CODE
,
0
,
15
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_MC_ERR
,
16
,
16
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_SYSRAM_ERR
,
17
,
17
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_CLIENT_ID
,
18
,
19
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_AV
,
58
,
58
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_MV
,
59
,
59
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_EN
,
60
,
60
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_UC
,
61
,
61
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_OVF
,
62
,
62
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_VAL
,
63
,
63
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_ADDR_ID
,
0
,
17
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_ADDR_CMD
,
18
,
21
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_ADDR_ADDR
,
22
,
53
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_CTRL_EN_MC_ERR
,
0
,
0
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_SERR_ERR_CODE
,
0
U
,
15
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_MC_ERR
,
16
U
,
16
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_SYSRAM_ERR
,
17
U
,
17
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_CLIENT_ID
,
18
U
,
19
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_AV
,
58
U
,
58
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_MV
,
59
U
,
59
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_EN
,
60
U
,
60
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_UC
,
61
U
,
61
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_OVF
,
62
U
,
62
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_STAT_VAL
,
63
U
,
63
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_ADDR_ID
,
0
U
,
17
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_ADDR_CMD
,
18
U
,
21
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_ADDR_ADDR
,
22
U
,
53
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR2_CTRL_EN_MC_ERR
,
0
U
,
0
U
),
}
tegra_ari_mca_aserr2_bitmasks_t
;
typedef
enum
{
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_SERR_ERR_CODE
,
0
,
15
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_TO_ERR
,
16
,
16
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_STAT_ERR
,
17
,
17
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_DST_ERR
,
18
,
18
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_UNC_ERR
,
19
,
19
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_MH_ERR
,
20
,
20
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_PERR
,
21
,
21
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_PSN_ERR
,
22
,
22
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_AV
,
58
,
58
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_MV
,
59
,
59
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_EN
,
60
,
60
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_UC
,
61
,
61
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_OVF
,
62
,
62
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_VAL
,
63
,
63
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_ADDR_CMD
,
0
,
5
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_ADDR_ADDR
,
6
,
47
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_MISC1_TO
,
0
,
0
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_MISC1_DIV4
,
1
,
1
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_MISC1_TLIMIT
,
2
,
11
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_MISC1_PSN_ERR_CORR_MSK
,
12
,
25
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_MISC2_MORE_INFO
,
0
,
17
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_MISC2_TO_INFO
,
18
,
43
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_MISC2_SRC
,
44
,
45
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_MISC2_TID
,
46
,
52
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_CTRL_EN_TO_ERR
,
0
,
0
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_CTRL_EN_STAT_ERR
,
1
,
1
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_CTRL_EN_DST_ERR
,
2
,
2
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_CTRL_EN_UNC_ERR
,
3
,
3
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_CTRL_EN_MH_ERR
,
4
,
4
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_CTRL_EN_PERR
,
5
,
5
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_CTRL_EN_PSN_ERR
,
6
,
19
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_SERR_ERR_CODE
,
0
U
,
15
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_TO_ERR
,
16
U
,
16
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_STAT_ERR
,
17
U
,
17
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_DST_ERR
,
18
U
,
18
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_UNC_ERR
,
19
U
,
19
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_MH_ERR
,
20
U
,
20
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_PERR
,
21
U
,
21
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_PSN_ERR
,
22
U
,
22
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_AV
,
58
U
,
58
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_MV
,
59
U
,
59
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_EN
,
60
U
,
60
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_UC
,
61
U
,
61
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_OVF
,
62
U
,
62
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_STAT_VAL
,
63
U
,
63
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_ADDR_CMD
,
0
U
,
5
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_ADDR_ADDR
,
6
U
,
47
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_MISC1_TO
,
0
U
,
0
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_MISC1_DIV4
,
1
U
,
1
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_MISC1_TLIMIT
,
2
U
,
11
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_MISC1_PSN_ERR_CORR_MSK
,
12
U
,
25
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_MISC2_MORE_INFO
,
0
U
,
17
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_MISC2_TO_INFO
,
18
U
,
43
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_MISC2_SRC
,
44
U
,
45
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_MISC2_TID
,
46
U
,
52
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_CTRL_EN_TO_ERR
,
0
U
,
0
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_CTRL_EN_STAT_ERR
,
1
U
,
1
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_CTRL_EN_DST_ERR
,
2
U
,
2
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_CTRL_EN_UNC_ERR
,
3
U
,
3
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_CTRL_EN_MH_ERR
,
4
U
,
4
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_CTRL_EN_PERR
,
5
U
,
5
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR3_CTRL_EN_PSN_ERR
,
6
U
,
19
U
),
}
tegra_ari_mca_aserr3_bitmasks_t
;
typedef
enum
{
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_SERR_ERR_CODE
,
0
,
15
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_SRC_ERR
,
16
,
16
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_DST_ERR
,
17
,
17
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_REQ_ERR
,
18
,
18
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_RSP_ERR
,
19
,
19
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_AV
,
58
,
58
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_MV
,
59
,
59
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_EN
,
60
,
60
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_UC
,
61
,
61
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_OVF
,
62
,
62
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_VAL
,
63
,
63
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_CTRL_EN_CPE_ERR
,
0
,
0
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_SERR_ERR_CODE
,
0
U
,
15
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_SRC_ERR
,
16
U
,
16
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_DST_ERR
,
17
U
,
17
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_REQ_ERR
,
18
U
,
18
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_RSP_ERR
,
19
U
,
19
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_AV
,
58
U
,
58
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_MV
,
59
U
,
59
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_EN
,
60
U
,
60
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_UC
,
61
U
,
61
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_OVF
,
62
U
,
62
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_STAT_VAL
,
63
U
,
63
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR4_CTRL_EN_CPE_ERR
,
0
U
,
0
U
),
}
tegra_ari_mca_aserr4_bitmasks_t
;
typedef
enum
{
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_SERR_ERR_CODE
,
0
,
15
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_CTUPAR
,
16
,
16
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_MULTI
,
17
,
17
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_AV
,
58
,
58
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_MV
,
59
,
59
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_EN
,
60
,
60
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_UC
,
61
,
61
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_OVF
,
62
,
62
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_VAL
,
63
,
63
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_ADDR_SRC
,
0
,
7
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_ADDR_ID
,
8
,
15
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_ADDR_DATA
,
16
,
26
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_ADDR_CMD
,
32
,
35
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_ADDR_ADDR
,
36
,
45
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_CTRL_EN_CTUPAR
,
0
,
0
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_SERR_ERR_CODE
,
0
U
,
15
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_CTUPAR
,
16
U
,
16
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_MULTI
,
17
U
,
17
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_AV
,
58
U
,
58
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_MV
,
59
U
,
59
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_EN
,
60
U
,
60
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_UC
,
61
U
,
61
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_OVF
,
62
U
,
62
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_STAT_VAL
,
63
U
,
63
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_ADDR_SRC
,
0
U
,
7
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_ADDR_ID
,
8
U
,
15
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_ADDR_DATA
,
16
U
,
26
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_ADDR_CMD
,
32
U
,
35
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_ADDR_ADDR
,
36
U
,
45
U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_ASERR5_CTRL_EN_CTUPAR
,
0
U
,
0
U
),
}
tegra_ari_mca_aserr5_bitmasks_t
;
typedef
enum
{
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_SERR1_STAT_SERR_ERR_CODE
,
0U
,
15U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_SERR1_STAT_AV
,
58U
,
58U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_SERR1_STAT_MV
,
59U
,
59U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_SERR1_STAT_EN
,
60U
,
60U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_SERR1_STAT_UC
,
61U
,
61U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_SERR1_STAT_OVF
,
62U
,
62U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_SERR1_STAT_VAL
,
63U
,
63U
),
TEGRA_ARI_ENUM_MASK_LSB_MSB
(
TEGRA_ARI_MCA_SERR1_ADDR_TBD_INFO
,
0U
,
63U
),
}
tegra_ari_mca_serr1_bitmasks_t
;
#undef TEGRA_ARI_ENUM_MASK_LSB_MSB
typedef
enum
{
TEGRA_NVG_CHANNEL_PMIC
=
0
,
TEGRA_NVG_CHANNEL_POWER_PERF
=
1
,
TEGRA_NVG_CHANNEL_POWER_MODES
=
2
,
TEGRA_NVG_CHANNEL_WAKE_TIME
=
3
,
TEGRA_NVG_CHANNEL_CSTATE_INFO
=
4
,
TEGRA_NVG_CHANNEL_CROSSOVER_C1_C6
=
5
,
TEGRA_NVG_CHANNEL_CROSSOVER_CC1_CC6
=
6
,
TEGRA_NVG_CHANNEL_CROSSOVER_CC1_CC7
=
7
,
TEGRA_NVG_CHANNEL_CROSSOVER_CCP1_CCP3
=
8
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CROSSOVER_CCP3_SC2
=
9
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CROSSOVER_CCP3_SC3
=
10
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CROSSOVER_CCP3_SC4
=
11
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CROSSOVER_CCP3_SC7
=
12
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CROSSOVER_SC0_SC7
=
12
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_CLEAR
=
13
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_SC7_ENTRIES
=
14
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_SC4_ENTRIES
=
15
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CSTATE_STATS_SC3_ENTRIES
=
16
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CSTATE_STATS_SC2_ENTRIES
=
17
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CSTATE_STATS_CCP3_ENTRIES
=
18
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CSTATE_STATS_A57_CC6_ENTRIES
=
19
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_A57_CC7_ENTRIES
=
20
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_CC6_ENTRIES
=
21
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_CC7_ENTRIES
=
22
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_0_C6_ENTRIES
=
23
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_1_C6_ENTRIES
=
24
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_2_C6_ENTRIES
=
25
,
/* Reserved (for Denver15 core 2) */
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_3_C6_ENTRIES
=
26
,
/* Reserved (for Denver15 core 3) */
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_0_C7_ENTRIES
=
27
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_1_C7_ENTRIES
=
28
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_2_C7_ENTRIES
=
29
,
/* Reserved (for Denver15 core 2) */
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_3_C7_ENTRIES
=
30
,
/* Reserved (for Denver15 core 3) */
TEGRA_NVG_CHANNEL_CSTATE_STATS_A57_0_C7_ENTRIES
=
31
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_A57_1_C7_ENTRIES
=
32
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_A57_2_C7_ENTRIES
=
33
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_A57_3_C7_ENTRIES
=
34
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_LAST_CSTATE_ENTRY_D15_0
=
35
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_LAST_CSTATE_ENTRY_D15_1
=
36
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_LAST_CSTATE_ENTRY_D15_2
=
37
,
/* Reserved (for Denver15 core 2) */
TEGRA_NVG_CHANNEL_CSTATE_STATS_LAST_CSTATE_ENTRY_D15_3
=
38
,
/* Reserved (for Denver15 core 3) */
TEGRA_NVG_CHANNEL_CSTATE_STATS_LAST_CSTATE_ENTRY_A57_0
=
39
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_LAST_CSTATE_ENTRY_A57_1
=
40
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_LAST_CSTATE_ENTRY_A57_2
=
41
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_LAST_CSTATE_ENTRY_A57_3
=
42
,
TEGRA_NVG_CHANNEL_IS_SC7_ALLOWED
=
43
,
TEGRA_NVG_CHANNEL_ONLINE_CORE
=
44
,
TEGRA_NVG_CHANNEL_CC3_CTRL
=
45
,
TEGRA_NVG_CHANNEL_CROSSOVER_CCP3_SC1
=
46
,
/* obsoleted */
TEGRA_NVG_CHANNEL_PMIC
=
0
U
,
TEGRA_NVG_CHANNEL_POWER_PERF
=
1
U
,
TEGRA_NVG_CHANNEL_POWER_MODES
=
2
U
,
TEGRA_NVG_CHANNEL_WAKE_TIME
=
3
U
,
TEGRA_NVG_CHANNEL_CSTATE_INFO
=
4
U
,
TEGRA_NVG_CHANNEL_CROSSOVER_C1_C6
=
5
U
,
TEGRA_NVG_CHANNEL_CROSSOVER_CC1_CC6
=
6
U
,
TEGRA_NVG_CHANNEL_CROSSOVER_CC1_CC7
=
7
U
,
TEGRA_NVG_CHANNEL_CROSSOVER_CCP1_CCP3
=
8
U
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CROSSOVER_CCP3_SC2
=
9
U
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CROSSOVER_CCP3_SC3
=
10
U
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CROSSOVER_CCP3_SC4
=
11
U
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CROSSOVER_CCP3_SC7
=
12
U
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CROSSOVER_SC0_SC7
=
12
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_CLEAR
=
13
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_SC7_ENTRIES
=
14
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_SC4_ENTRIES
=
15
U
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CSTATE_STATS_SC3_ENTRIES
=
16
U
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CSTATE_STATS_SC2_ENTRIES
=
17
U
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CSTATE_STATS_CCP3_ENTRIES
=
18
U
,
/* obsoleted */
TEGRA_NVG_CHANNEL_CSTATE_STATS_A57_CC6_ENTRIES
=
19
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_A57_CC7_ENTRIES
=
20
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_CC6_ENTRIES
=
21
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_CC7_ENTRIES
=
22
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_0_C6_ENTRIES
=
23
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_1_C6_ENTRIES
=
24
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_2_C6_ENTRIES
=
25
U
,
/* Reserved (for Denver15 core 2) */
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_3_C6_ENTRIES
=
26
U
,
/* Reserved (for Denver15 core 3) */
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_0_C7_ENTRIES
=
27
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_1_C7_ENTRIES
=
28
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_2_C7_ENTRIES
=
29
U
,
/* Reserved (for Denver15 core 2) */
TEGRA_NVG_CHANNEL_CSTATE_STATS_D15_3_C7_ENTRIES
=
30
U
,
/*
Reserved (for Denver15 core 3) */
TEGRA_NVG_CHANNEL_CSTATE_STATS_A57_0_C7_ENTRIES
=
31
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_A57_1_C7_ENTRIES
=
32
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_A57_2_C7_ENTRIES
=
33
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_A57_3_C7_ENTRIES
=
34
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_LAST_CSTATE_ENTRY_D15_0
=
35
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_LAST_CSTATE_ENTRY_D15_1
=
36
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_LAST_CSTATE_ENTRY_D15_2
=
37
U
,
/* Reserved (for Denver15 core 2) */
TEGRA_NVG_CHANNEL_CSTATE_STATS_LAST_CSTATE_ENTRY_D15_3
=
38
U
,
/*
Reserved (for Denver15 core 3) */
TEGRA_NVG_CHANNEL_CSTATE_STATS_LAST_CSTATE_ENTRY_A57_0
=
39
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_LAST_CSTATE_ENTRY_A57_1
=
40
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_LAST_CSTATE_ENTRY_A57_2
=
41
U
,
TEGRA_NVG_CHANNEL_CSTATE_STATS_LAST_CSTATE_ENTRY_A57_3
=
42
U
,
TEGRA_NVG_CHANNEL_IS_SC7_ALLOWED
=
43
U
,
TEGRA_NVG_CHANNEL_ONLINE_CORE
=
44
U
,
TEGRA_NVG_CHANNEL_CC3_CTRL
=
45
U
,
TEGRA_NVG_CHANNEL_CROSSOVER_CCP3_SC1
=
46
U
,
/* obsoleted */
TEGRA_NVG_CHANNEL_LAST_INDEX
,
}
tegra_nvg_channel_id_t
;
...
...
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/soc/t186/drivers/mce/ari.c
View file @
0f22bef3
...
...
@@ -33,7 +33,7 @@
#include <debug.h>
#include <denver.h>
#include <mmio.h>
#include <mce.h>
#include <mce
_private
.h>
#include <sys/errno.h>
#include <t18x_ari.h>
...
...
@@ -483,7 +483,7 @@ void ari_misc_ccplex(uint32_t ari_base, uint32_t index, uint32_t value)
* used to enable/disable coresight clock gating.
*/
if
((
index
>
TEGRA_ARI_MISC_CCPLEX_
CORESIGHT_CG_CTRL
)
||
if
((
index
>
TEGRA_ARI_MISC_CCPLEX_
EDBGREQ
)
||
((
index
==
TEGRA_ARI_MISC_CCPLEX_CORESIGHT_CG_CTRL
)
&&
(
value
>
1
)))
{
ERROR
(
"%s: invalid parameters
\n
"
,
__func__
);
...
...
This diff is collapsed.
Click to expand it.
plat/nvidia/tegra/soc/t186/drivers/mce/mce.c
View file @
0f22bef3
...
...
@@ -37,6 +37,7 @@
#include <debug.h>
#include <denver.h>
#include <mce.h>
#include <mce_private.h>
#include <mmio.h>
#include <string.h>
#include <sys/errno.h>
...
...
@@ -491,7 +492,7 @@ void mce_verify_firmware_version(void)
uint32_t
major
,
minor
;
/*
* MCE firmware is not
running
on simulation platforms.
* MCE firmware is not
supported
on simulation platforms.
*/
if
(
tegra_platform_is_emulation
())
return
;
...
...
This diff is collapsed.
Click to expand it.
Prev
1
2
3
4
5
6
7
Next
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment