Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in / Register
Toggle navigation
Menu
Open sidebar
adam.huang
Arm Trusted Firmware
Commits
1cde9b94
Commit
1cde9b94
authored
Sep 15, 2017
by
davidcunado-arm
Committed by
GitHub
Sep 15, 2017
Browse files
Merge pull request #1089 from Leo-Yan/hikey_enable_debug_module
Hikey: enable CPU debug module
parents
508a0f2a
e246617b
Changes
3
Hide whitespace changes
Inline
Side-by-side
plat/hisilicon/hikey/hikey_pm.c
View file @
1cde9b94
...
...
@@ -40,7 +40,9 @@ static int hikey_pwr_domain_on(u_register_t mpidr)
hisi_ipc_cluster_on
(
cpu
,
cluster
);
hisi_pwrc_set_core_bx_addr
(
cpu
,
cluster
,
hikey_sec_entrypoint
);
hisi_pwrc_enable_debug
(
cpu
,
cluster
);
hisi_ipc_cpu_on
(
cpu
,
cluster
);
return
0
;
}
...
...
plat/hisilicon/hikey/hisi_pwrc.c
View file @
1cde9b94
...
...
@@ -51,6 +51,21 @@ void hisi_pwrc_set_cluster_wfi(unsigned int cluster)
}
}
void
hisi_pwrc_enable_debug
(
unsigned
int
core
,
unsigned
int
cluster
)
{
unsigned
int
val
,
enable
;
enable
=
1U
<<
(
core
+
PDBGUP_CLUSTER1_SHIFT
*
cluster
);
/* Enable debug module */
val
=
mmio_read_32
(
ACPU_SC_PDBGUP_MBIST
);
mmio_write_32
(
ACPU_SC_PDBGUP_MBIST
,
val
|
enable
);
do
{
/* RAW barrier */
val
=
mmio_read_32
(
ACPU_SC_PDBGUP_MBIST
);
}
while
(
!
(
val
&
enable
));
}
int
hisi_pwrc_setup
(
void
)
{
unsigned
int
reg
,
sec_entrypoint
;
...
...
plat/hisilicon/hikey/include/hisi_pwrc.h
View file @
1cde9b94
...
...
@@ -13,6 +13,8 @@ void hisi_pwrc_set_cluster_wfi(unsigned int id);
void
hisi_pwrc_set_core_bx_addr
(
unsigned
int
core
,
unsigned
int
cluster
,
uintptr_t
entry_point
);
void
hisi_pwrc_enable_debug
(
unsigned
int
core
,
unsigned
int
cluster
);
int
hisi_pwrc_setup
(
void
);
#endif
/*__ASSEMBLY__*/
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment