Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in / Register
Toggle navigation
Menu
Open sidebar
adam.huang
Arm Trusted Firmware
Commits
a021b2dd
Commit
a021b2dd
authored
Jun 29, 2020
by
André Przywara
Committed by
TrustedFirmware Code Review
Jun 29, 2020
Browse files
Merge "allwinner: Disable NS access to PRCM power control registers" into integration
parents
edd8188d
506ffe50
Changes
1
Hide whitespace changes
Inline
Side-by-side
plat/allwinner/common/sunxi_security.c
View file @
a021b2dd
...
@@ -39,8 +39,8 @@ void sunxi_security_setup(void)
...
@@ -39,8 +39,8 @@ void sunxi_security_setup(void)
/* set MBUS clocks, bus clocks (AXI/AHB/APB) and PLLs to non-secure */
/* set MBUS clocks, bus clocks (AXI/AHB/APB) and PLLs to non-secure */
mmio_write_32
(
SUNXI_CCU_SEC_SWITCH_REG
,
0x7
);
mmio_write_32
(
SUNXI_CCU_SEC_SWITCH_REG
,
0x7
);
/*
s
et R_PRCM clocks to non-secure */
/*
S
et R_PRCM
bus
clocks to non-secure */
mmio_write_32
(
SUNXI_R_PRCM_BASE
+
R_PRCM_SEC_SWITCH_REG
,
0x
7
);
mmio_write_32
(
SUNXI_R_PRCM_BASE
+
R_PRCM_SEC_SWITCH_REG
,
0x
1
);
/* Set all DMA channels (16 max.) to non-secure */
/* Set all DMA channels (16 max.) to non-secure */
mmio_write_32
(
SUNXI_DMA_BASE
+
DMA_SEC_REG
,
0xffff
);
mmio_write_32
(
SUNXI_DMA_BASE
+
DMA_SEC_REG
,
0xffff
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment