1. 17 Feb, 2020 2 commits
    • Avinash Mehta's avatar
      corstone700: clean-up as per coding style guide · 93cf1f64
      Avinash Mehta authored
      
      
      Running checkpatch.pl on the codebase and making required changes
      
      Change-Id: I7d3f8764cef632ab2a6d3c355c68f590440b85b8
      Signed-off-by: default avatarAvinash Mehta <avinash.mehta@arm.com>
      Signed-off-by: default avatarAbdellatif El Khlifi <abdellatif.elkhlifi@arm.com>
      93cf1f64
    • Khandelwal's avatar
      Corstone700: add support for mhuv2 in arm TF-A · c6fe43b7
      Khandelwal authored
      
      
      Note: This patch implements in-band messaging protocol only.
      ARM has launched a next version of MHU i.e. MHUv2 with its latest
      subsystems. The main change is that the MHUv2 is now a distributed IP
      with different peripheral views (registers) for the sender and receiver.
      
      Another main difference is that MHUv1 duplex channels are now split into
      simplex/half duplex in MHUv2. MHUv2 has a configurable number of
      communication channels. There is a capability register (MSG_NO_CAP) to
      find out how many channels are available in a system.
      
      The register offsets have also changed for STAT, SET & CLEAR registers
      from 0x0, 0x8 & 0x10 in MHUv1 to 0x0, 0xC & 0x8 in MHUv2 respectively.
      
      0x0    0x4  0x8  0xC             0x1F
      ------------------------....-----
      | STAT |    |    | SET |    |   |
      ------------------------....-----
            Transmit Channel
      
      0x0    0x4  0x8   0xC            0x1F
      ------------------------....-----
      | STAT |    | CLR |    |    |   |
      ------------------------....-----
              Receive Channel
      
      The MHU controller can request the receiver to wake-up and once the
      request is removed, the receiver may go back to sleep, but the MHU
      itself does not actively put a receiver to sleep.
      
      So, in order to wake-up the receiver when the sender wants to send data,
      the sender has to set ACCESS_REQUEST register first in order to wake-up
      receiver, state of which can be detected using ACCESS_READY register.
      ACCESS_REQUEST has an offset of 0xF88 & ACCESS_READY has an offset
      of 0xF8C and are accessible only on any sender channel.
      
      This patch adds necessary changes in a new file required to support the
      latest MHUv2 controller. This patch also needs an update in DT binding
      for ARM MHUv2 as we need a second register base (tx base) which would
      be used as the send channel base.
      
      Change-Id: I1455e08b3d88671a191c558790c503eabe07a8e6
      Signed-off-by: default avatarTushar Khandelwal <tushar.khandelwal@arm.com>
      c6fe43b7
  2. 14 Feb, 2020 3 commits
  3. 13 Feb, 2020 4 commits
  4. 12 Feb, 2020 16 commits
  5. 11 Feb, 2020 3 commits
    • Sandrine Bailleux's avatar
      Merge changes from topic "lm/fconf" into integration · 21c4f56f
      Sandrine Bailleux authored
      * changes:
        arm-io: Panic in case of io setup failure
        MISRA fix: Use boolean essential type
        fconf: Add documentation
        fconf: Move platform io policies into fconf
        fconf: Add mbedtls shared heap as property
        fconf: Add TBBR disable_authentication property
        fconf: Add dynamic config DTBs info as property
        fconf: Populate properties from dtb during bl2 setup
        fconf: Load config dtb from bl1
        fconf: initial commit
      21c4f56f
    • Max Shvetsov's avatar
      Fixes ROTPK hash generation for ECDSA encryption · 698e231d
      Max Shvetsov authored
      
      
      Forced hash generation used to always generate hash via RSA encryption.
      This patch changes encryption based on ARM_ROTPK_LOCATION.
      Also removes setting KEY_ALG based on ARM_ROTPL_LOCATION - there is no
      relation between these two.
      Signed-off-by: default avatarMax Shvetsov <maksims.svecovs@arm.com>
      Change-Id: Id727d2ed06176a243719fd0adfa0cae26c325005
      698e231d
    • Olivier Deprez's avatar
      Merge changes from topic "spmd" into integration · 63aa4094
      Olivier Deprez authored
      * changes:
        SPMD: enable SPM dispatcher support
        SPMD: hook SPMD into standard services framework
        SPMD: add SPM dispatcher based upon SPCI Beta 0 spec
        SPMD: add support to run BL32 in TDRAM and BL31 in secure DRAM on Arm FVP
        SPMD: add support for an example SPM core manifest
        SPMD: add SPCI Beta 0 specification header file
      63aa4094
  6. 10 Feb, 2020 12 commits