- 17 Jun, 2021 1 commit
-
-
Venkatesh Yadav Abbarapu authored
As there is constraint with the space for the release builds, remove some of the legacy code. Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> Change-Id: I5b8b16f34ed8e480f16ab1aeac80b85cdb391852
-
- 16 Jun, 2021 9 commits
-
-
Manish Pandey authored
-
Manish Pandey authored
-
Manish Pandey authored
* changes: refactor(gicv3): use helper functions to get SPI/ESPI INTID limit refactor(gicv3): add helper function to get the limit of ESPI INTID
-
Madhukar Pappireddy authored
-
Madhukar Pappireddy authored
* changes: feat(plat/nxp/lx2): add SUPPORTED_BOOT_MODE definition feat(plat/nxp/common): add build macro for BOOT_MODE validation checking refactor(plat/nxp/common): moved soc make-variables to new soc_common_def.mk refactor(plat/nxp/lx216x): clean up platform configure file refactor(plat/nxp/common): moved plat make-variables to new plat_common_def.mk
-
Anurag Koul authored
Fix the mapping of SCMI clock specifiers to the clusters they drive. Also, add CPU cores to cluster mappings. Signed-off-by: Anurag Koul <anurag.koul@arm.com> Change-Id: I230bea5614de4e29b54e1686b31bf01c0b6aa86c
-
Manish Pandey authored
* changes: refactor(plat/nvidia): use SOC_ID defines refactor(plat/mediatek): use SOC_ID defines refactor(plat/arm): use SOC_ID defines feat(plat/st): implement platform functions for SMCCC_ARCH_SOC_ID refactor(plat/st): export functions to get SoC information feat(smccc): add bit definition for SMCCC_ARCH_SOC_ID
-
Heyi Guo authored
Use helper functions to get SPI and ESPI INTID limit, to remove several pieces of similar code in gicv3 driver. Signed-off-by: Heyi Guo <guoheyi@linux.alibaba.com> Change-Id: Iaf441fe5e333c4260e7f6d98df6fdd931591976d
-
Heyi Guo authored
Add helper function gicv3_get_espi_limit() to get the value of (maximum extended SPI INTID + 1), so that some duplicated code can be removed later. Signed-off-by: Heyi Guo <guoheyi@linux.alibaba.com> Change-Id: I0355ca2647f872e8189add259f6c47d415494cce
-
- 15 Jun, 2021 6 commits
-
-
Mark Dykes authored
-
Jiafei Pan authored
Add macro of SUPPORTED_BOOT_MODE for board lx2160ardb, lx2160aqds, lx2162aqds. Signed-off-by: Biwen Li <biwen.li@nxp.com> Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: I4451ca030eca79c9bc5fee928eec497a7f0e878c
-
Jiafei Pan authored
1. Added the build macro "add_boot_mode_define". 2. Use the macro to validate current BOOT_MODE against the pre-determined list of SUPPORTED_BOOT_MODE, so each platform need to define the list: SUPPORTED_BOOT_MODE. 3. Reports error if BOOT_MODE is not in SUPPORTED_BOOT_MODE list, or BOOT_MODE is not supported yet althoug it is in SUPPORTED_BOOT_MODE. Signed-off-by: Biwen Li <biwen.li@nxp.com> Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: I29be60ecdb19fbec1cd162e327cdfb30ba629b07
-
Jiafei Pan authored
Move some soc make variables to new soc_common_def.mk, then it can be reused by other platforms. Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: Ia30bd332c95b6475f1cfee2f03a8ed3892a9568d
-
Jiafei Pan authored
Use common code in common file to configure platform. Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: I72fe22751f12b8a4996a7b9f75fae4c912ea86de
-
Jiafei Pan authored
Move some common make variables to new plat_common_def.mk, then it can be reused by other platforms. Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: I37bd65b0f8124f63074fa03339f886c2cdb30bd3
-
- 11 Jun, 2021 1 commit
-
-
Alexei Fedorov authored
-
- 10 Jun, 2021 3 commits
-
-
Madhukar Pappireddy authored
-
Joanna Farley authored
-
dependabot[bot] authored
Bumps [trim-newlines](https://github.com/sindresorhus/trim-newlines) from 3.0.0 to 3.0.1. - [Release notes](https://github.com/sindresorhus/trim-newlines/releases) - [Commits](https://github.com/sindresorhus/trim-newlines/commits ) --- updated-dependencies: - dependency-name: trim-newlines dependency-type: indirect ... Change-Id: Ie7bcbf8a328d43de004c2f2dbe731f865ef0024d Signed-off-by: dependabot[bot] <support@github.com> Signed-off-by: Chris Kay <chris.kay@arm.com>
-
- 09 Jun, 2021 1 commit
-
-
Mark Dykes authored
-
- 08 Jun, 2021 4 commits
-
-
Mark Dykes authored
-
Joanna Farley authored
-
Heyi Guo authored
Add helper function gicv3_get_spi_limit() to get the value of (maximum SPI INTID + 1), so that some duplicated code can be removed later. Signed-off-by: Heyi Guo <guoheyi@linux.alibaba.com> Change-Id: I160c8a88fbb71d22790b8999a84afbfba766f5e7
-
Jacky Bai authored
Due to the small OCRAM space used for TF-A, we will meet imx8mq build failure caused by too small RAM size. We CANNOT support it in TF-A CI. It does NOT mean that imx8mq will be dropped by NXP. NXP will still actively maintain it in NXP official release. Signed-off-by: Jacky Bai <ping.bai@nxp.com> Change-Id: Iad726ffbc4eedc5f6770612bb9750986b9324ae9
-
- 07 Jun, 2021 3 commits
-
-
Madhukar Pappireddy authored
* changes: feat(plat/st): add STM32MP_EMMC_BOOT option feat(drivers/st): manage boot part in io_mmc feat(drivers/mmc): boot partition read support
-
Manish Pandey authored
-
Manish Pandey authored
-
- 06 Jun, 2021 1 commit
-
-
Joanna Farley authored
-
- 04 Jun, 2021 5 commits
-
-
Yann Gautier authored
Device Tree address is now a parameter for dt_open_and_check() function. This will allow better flexibility when introducing PIE and FIP. The fdt pointer is now only assigned if the given address holds a valid device tree file. This allows removing the fdt_checked variable, as we now check fdt is not null. Change-Id: I04cbb2fc05c9c711ae1c77d56368dbeb6dd4b01a Signed-off-by: Yann Gautier <yann.gautier@st.com>
-
Olivier Deprez authored
* changes: perf(spmd): omit sel1 context save if sel2 present fix(fvp): spmc optee manifest remove SMC allowlist fix: random typos in tf-a code base
-
Vyacheslav Yurkov authored
Added a new STM32MP_EMMC_BOOT option, which is used to look for SSBL in the same eMMC boot partition TF-A booted from at a fixed 256k offset. In case STM32 image header is not found, the boot process rolls back to a GPT partition look-up scheme. Signed-off-by: Vyacheslav Yurkov <uvv.mail@gmail.com> Change-Id: I85a87dc9ae7f2b915ed8e584be80f4b3588efc48
-
Vyacheslav Yurkov authored
Use dedicated read function for boot partition Signed-off-by: Vyacheslav Yurkov <uvv.mail@gmail.com> Change-Id: If75df7691fce0797205365736fc6e4e3429efdca
-
Vyacheslav Yurkov authored
Added a public function to read blocks from a current boot partition. switch between partitions has to respect eMMC partition switch timing. Signed-off-by: Vyacheslav Yurkov <uvv.mail@gmail.com> Change-Id: I55b0c910314253e5647486609583fd290dadd30a
-
- 03 Jun, 2021 6 commits
-
-
Madhukar Pappireddy authored
-
Jan Kiszka authored
Add basic SDEI support, implementing the software event 0 only for now. This already allows hypervisors like Jailhouse to use SDEI for internal signaling while passing the GICC through to the guest (see also IMX8). With SDEI on, we overrun the SRAM and need to stay in DRAM. So keep SDEI off by default. Co-developed-by: Angelo Ruocco <angeloruocco90@gmail.com> Signed-off-by: Angelo Ruocco <angeloruocco90@gmail.com> Signed-off-by: Jan Kiszka <jan.kiszka@siemens.com> Change-Id: Ic0d71b4ef0978c0a34393f4e3530ed1e24a39ca2
-
Madhukar Pappireddy authored
* changes: refactor(plat/st): remove io_dummy code for OP-TEE refactor(plat/st): remove BL2 image loading refactor(plat/st): rename OP-TEE pager to core
-
Yann Gautier authored
The io_dummy code and function calls are only used in case BL32 is TF-A SP_min, and not OP-TEE. This code in bl2_io_storage can then be put under #ifndef AARCH32_SP_OPTEE. Signed-off-by: Yann Gautier <yann.gautier@foss.st.com> Change-Id: I52787a775160b335f97547203f653419621f5147
-
Yann Gautier authored
STM32MP1 does not use BL1, the loading of BL2 is done by ROM code. It is then useless to have an entry BL2_IMAGE_ID in the policies. Signed-off-by: Yann Gautier <yann.gautier@foss.st.com> Change-Id: I464cedf588114d60522433123f8dbef32ae36818
-
Yann Gautier authored
OPTEE_PAGER defines are renamed OPTEE_CORE. Signed-off-by: Yann Gautier <yann.gautier@foss.st.com> Change-Id: I4c28d3b0a6ed843088a3ef06e3e348ce689fabde
-