Skip to content
GitLab
Menu
Projects
Groups
Snippets
Loading...
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in / Register
Toggle navigation
Menu
Open sidebar
adam.huang
Arm Trusted Firmware
Commits
96b8dd2b
Commit
96b8dd2b
authored
Feb 04, 2014
by
Jon Medhurst
Committed by
Sandrine Bailleux
Jun 04, 2014
Browse files
juno: Initialise PCIe
Signed-off-by:
Jon Medhurst
<
tixy@linaro.org
>
parent
f91ec7dc
Changes
2
Hide whitespace changes
Inline
Side-by-side
plat/juno/bl1_plat_setup.c
View file @
96b8dd2b
...
...
@@ -174,6 +174,18 @@ static void init_tzc400(void)
);
}
#define PCIE_SECURE_REG 0x3000
#define PCIE_SEC_ACCESS_MASK ((1 << 0) | (1 << 1))
/* REG and MEM access bits */
static
void
init_pcie
(
void
)
{
/*
* PCIE Root Complex Security settings to enable non-secure
* access to config registers.
*/
mmio_write_32
(
PCIE_CONTROL_BASE
+
PCIE_SECURE_REG
,
PCIE_SEC_ACCESS_MASK
);
}
/*******************************************************************************
* Function which will perform any remaining platform-specific setup that can
...
...
@@ -183,6 +195,7 @@ void bl1_platform_setup(void)
{
init_nic400
();
init_tzc400
();
init_pcie
();
/* Initialise the IO layer and register platform IO devices */
io_setup
();
...
...
plat/juno/platform.h
View file @
96b8dd2b
...
...
@@ -119,6 +119,7 @@
#define DEVICE1_BASE 0x40000000
#define DEVICE1_SIZE 0x40000000
#define SOC_NIC400_BASE 0x7fd00000
#define PCIE_CONTROL_BASE 0x7ff20000
#define DRAM_BASE 0x80000000
#define DRAM_SIZE 0x80000000
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
.
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment