- 29 Jun, 2021 1 commit
-
-
Manish Pandey authored
-
- 28 Jun, 2021 8 commits
-
-
Madhukar Pappireddy authored
* changes: feat(tc0): add cpu capacity to provide scheduling information fix(tc0): remove "arm,psci" from psci node feat(tc0): update mhuv2 dts node to align with upstream driver
-
Mark Dykes authored
-
Mark Dykes authored
-
Usama Arif authored
Signed-off-by: Usama Arif <usama.arif@arm.com> Change-Id: I8d3342315a46c78b4c41582ec114f0364a194316
-
Usama Arif authored
"arm,psci" expects the FIDs for cpu-on, cpu-off and cpu-suspend, which arent present in the device tree, so remove it from psci compatible. Signed-off-by: Usama Arif <usama.arif@arm.com> Change-Id: Icd1ce8ec7fd3f270925e4b3d5d0187088ffe4ba5
-
Usama Arif authored
The MHUv2 driver has been merged upstream, and it has a different dts format compared to what was previously used. This patch aligns with the upstream driver. Signed-off-by: Usama Arif <usama.arif@arm.com> Change-Id: Ic963c21c1475d301c3a75686718e6e17841831c3
-
Madhukar Pappireddy authored
-
Olivier Deprez authored
-
- 24 Jun, 2021 1 commit
-
-
bipin.ravi authored
-
- 23 Jun, 2021 2 commits
-
-
johpow01 authored
Cortex A78 erratum 1821534 is a Cat B erratum present in r0p0 and r1p0 of the A78 processor core, it is fixed in r1p1. SDEN can be found here: https://documentation-service.arm.com/static/603e3733492bde1625aa8780 Signed-off-by: John Powell <john.powell@arm.com> Change-Id: I71057c4b9625cd9edc1a06946b453cf16ae5ea2c
-
johpow01 authored
Cortex A77 erratum 1791578 is a Cat B erratum present in r0p0, r1p0, and r1p1 of the A77 processor core, it is still open. SDEN can be found here: https://documentation-service.arm.com/static/60a63a3c982fc7708ac1c8b1 Signed-off-by: John Powell <john.powell@arm.com> Change-Id: Ib4b963144f880002de308def12744b982d3df868
-
- 22 Jun, 2021 3 commits
-
-
Mark Dykes authored
-
Lionel Debieve authored
Fix MISRA issues and invert the spi_nor_ready status to improve readability. Remove an unneeded variable initialization. Change-Id: I25a97fbd6c4389156b4f077b986019fa7c30a457 Signed-off-by: Lionel Debieve <lionel.debieve@st.com> Signed-off-by: Yann Gautier <yann.gautier@st.com>
-
Anders Dellien authored
We will maintain the kernel command line here instead of in U-Boot. Signed-off-by: Anders Dellien <anders.dellien@arm.com> Change-Id: I6011306cbaf47717c061f542e180005281695516
-
- 18 Jun, 2021 4 commits
-
-
Olivier Deprez authored
-
Madhukar Pappireddy authored
* changes: fix(io_stm32image): invalidate cache on local buf refactor(io_stm32image): add header size variable fix(io_stm32image): uninitialized variable warning
-
Madhukar Pappireddy authored
* changes: feat(plat/imx8m): add sdei support for i.MX8MP feat(plat/imx8m): add sdei support for i.MX8MN
-
Manish Pandey authored
-
- 17 Jun, 2021 4 commits
-
-
Madhukar Pappireddy authored
-
Madhukar Pappireddy authored
-
Venkatesh Yadav Abbarapu authored
As there is constraint with the space for the release builds, remove some of the legacy code. Signed-off-by: Venkatesh Yadav Abbarapu <venkatesh.abbarapu@xilinx.com> Change-Id: I5b8b16f34ed8e480f16ab1aeac80b85cdb391852
-
Igor Opaniuk authored
Add imx_system_reset2 which extends existing SYSTEM_RESET. It provides architectural reset definitions and vendor-specific resets. By default warm reset is triggered. Also refactor existing implementation of wdog reset, add details about each flag used. Change-Id: Ia7348c32c385f1c61f8085776e81dd1e38ddda5c Signed-off-by: Igor Opaniuk <igor.opaniuk@foundries.io>
-
- 16 Jun, 2021 9 commits
-
-
Manish Pandey authored
-
Manish Pandey authored
-
Manish Pandey authored
* changes: refactor(gicv3): use helper functions to get SPI/ESPI INTID limit refactor(gicv3): add helper function to get the limit of ESPI INTID
-
Madhukar Pappireddy authored
-
Madhukar Pappireddy authored
* changes: feat(plat/nxp/lx2): add SUPPORTED_BOOT_MODE definition feat(plat/nxp/common): add build macro for BOOT_MODE validation checking refactor(plat/nxp/common): moved soc make-variables to new soc_common_def.mk refactor(plat/nxp/lx216x): clean up platform configure file refactor(plat/nxp/common): moved plat make-variables to new plat_common_def.mk
-
Anurag Koul authored
Fix the mapping of SCMI clock specifiers to the clusters they drive. Also, add CPU cores to cluster mappings. Signed-off-by: Anurag Koul <anurag.koul@arm.com> Change-Id: I230bea5614de4e29b54e1686b31bf01c0b6aa86c
-
Manish Pandey authored
* changes: refactor(plat/nvidia): use SOC_ID defines refactor(plat/mediatek): use SOC_ID defines refactor(plat/arm): use SOC_ID defines feat(plat/st): implement platform functions for SMCCC_ARCH_SOC_ID refactor(plat/st): export functions to get SoC information feat(smccc): add bit definition for SMCCC_ARCH_SOC_ID
-
Heyi Guo authored
Use helper functions to get SPI and ESPI INTID limit, to remove several pieces of similar code in gicv3 driver. Signed-off-by: Heyi Guo <guoheyi@linux.alibaba.com> Change-Id: Iaf441fe5e333c4260e7f6d98df6fdd931591976d
-
Heyi Guo authored
Add helper function gicv3_get_espi_limit() to get the value of (maximum extended SPI INTID + 1), so that some duplicated code can be removed later. Signed-off-by: Heyi Guo <guoheyi@linux.alibaba.com> Change-Id: I0355ca2647f872e8189add259f6c47d415494cce
-
- 15 Jun, 2021 6 commits
-
-
Mark Dykes authored
-
Jiafei Pan authored
Add macro of SUPPORTED_BOOT_MODE for board lx2160ardb, lx2160aqds, lx2162aqds. Signed-off-by: Biwen Li <biwen.li@nxp.com> Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: I4451ca030eca79c9bc5fee928eec497a7f0e878c
-
Jiafei Pan authored
1. Added the build macro "add_boot_mode_define". 2. Use the macro to validate current BOOT_MODE against the pre-determined list of SUPPORTED_BOOT_MODE, so each platform need to define the list: SUPPORTED_BOOT_MODE. 3. Reports error if BOOT_MODE is not in SUPPORTED_BOOT_MODE list, or BOOT_MODE is not supported yet althoug it is in SUPPORTED_BOOT_MODE. Signed-off-by: Biwen Li <biwen.li@nxp.com> Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: I29be60ecdb19fbec1cd162e327cdfb30ba629b07
-
Jiafei Pan authored
Move some soc make variables to new soc_common_def.mk, then it can be reused by other platforms. Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: Ia30bd332c95b6475f1cfee2f03a8ed3892a9568d
-
Jiafei Pan authored
Use common code in common file to configure platform. Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: I72fe22751f12b8a4996a7b9f75fae4c912ea86de
-
Jiafei Pan authored
Move some common make variables to new plat_common_def.mk, then it can be reused by other platforms. Signed-off-by: Jiafei Pan <Jiafei.Pan@nxp.com> Change-Id: I37bd65b0f8124f63074fa03339f886c2cdb30bd3
-
- 14 Jun, 2021 1 commit
-
-
Yann Gautier authored
The arm-gic.h was a concatenation of arm-gic.h and irq.h from Linux. Just copy the 2 files here. They both have MIT license which is accepted in TF-A. With this alignment, a new macro is added (GIC_CPU_MASK_SIMPLE). Signed-off-by: Yann Gautier <yann.gautier@foss.st.com> Change-Id: Ib45174f35f1796ebb7f34af861b59810cfb808b0
-
- 12 Jun, 2021 1 commit
-
-
Peng Fan authored
Add sdei support for i.MX8MM, this is to let jailhouse Hypervisor could use SDEI to do hypervisor management, after physical IRQ has been disabled routing. Signed-off-by: Peng Fan <peng.fan@nxp.com> Change-Id: I8308c629448bd8adca9d3d25701adcf0c5a6afc2
-